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The Size and Depth of Boolean Circuits
Jing-Tang Keith Jang, Ph.D.
The University of Texas at Austin, 2013
Supervisor: Anna Ga´l
We study the relationship between size and depth for Boolean circuits. Over four
decades, very few results were obtained for either special or general Boolean circuits.
Spira [129] showed in 1971 that any Boolean formula of size s can be simulated
in depth O(log s). Spira’s result means that an arbitrary Boolean expression can
be replaced by an equivalent ”balanced” expression, that can be evaluated very
efficiently in parallel. For general Boolean circuits, the strongest known result [101,
34] is that Boolean circuits of size s can be simulated in depth O(s/ log s).
We obtain significant improvements over the general bounds for the size
versus depth problem for special classes of Boolean circuits. We show that every
layered Boolean circuit of size s can be simulated by a layered Boolean circuit of
depth O(
√
s log s). For planar circuits and synchronous circuits of size s, we obtain
simulations of depth O(
√
s). Improving any of the above results by polylog factors
would immediately improve the bounds for general circuits.
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We generalize Spira’s theorem and show that any Boolean circuit of size s
with segregators of size f(s) can be simulated in depth O(f(s) log s). This im-
proves and generalizes a simulation of polynomial-size Boolean circuits of constant
treewidth k in depth O(k2 log n) by Jansen and Sarma [63]. Since the existence of
small balanced separators in a directed acyclic graph implies that the graph also
has small segregators, our results also apply to circuits with small separators. Our
results imply that the class of languages computed by non-uniform families of poly-
nomial size circuits that have constant size segregators equals non-uniform NC1.
As an application of our simulation of circuits in small depth, we show
that the Boolean Circuit Value problem for circuits with constant size segrega-
tors (or separators) is in deterministic SPACE(log2 n). Our results also imply that
the Planar Circuit Value problem, which is known to be P -Complete [53], is in
SPACE(
√
n log n). We also show that the Layered Circuit Value and Synchronous
Circuit Value problems, which are both P -complete [54], are in SPACE(
√
n).
Our study of circuits with small separators and segregators led us to obtain
space efficient algorithms for computing balanced graph separators. We extend
this approach to obtain space efficient approximation algorithms for the search and
optimization versions of the SUBSET SUM problem, which is one of the most studied
NP-complete problems.
Finally we study the relationship between simultaneous time and space bounds
on Turing machines and Boolean circuit depth. We observe a new connection
between planar circuit size and simultaneous time and space products of input-
oblivious Turing machines. We use this to prove quadratic lower bounds on the
product of time and space for several explicit functions for input-oblivious Turing
machines.
vii
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Chapter 1
Introduction
1.1 Basic Definitions
1.1.1 Turing Machines
For the definition of Turing machines, we follow the convention of considering Turing
machines with a separate read-only input tape, and additional work tapes. If the
machine has to produce an output string (instead of just accepting or rejecting its
input), then we also assume a separate write-only output tape. The space used by a
Turing machine on a given input is defined as the number of work tape cells visited
during the computation over all work tapes. The input tape and the output tape do
not contribute to the space bound of the computation. This allows us to consider
computations with sublinear space.
DTIME(t(n)) denotes the classes of languages decidable by deterministic
Turing machines with a read-only input tape and a constant number of work tapes
in time O(t(n)). SPACE(s(n)) denotes the class of languages decidable by deter-
ministic Turing machines with a separate read-only input tape using O(s(n)) space
on the work tapes.
In the following, whenever we talk about space bounds of Turing Machines,
it is assumed that the input tape is read-only, the output tape (if any) is write-
only and the space bound refers to the total space used on the work tapes. See
Papadimitriou [100] for more details on space bounded Turing machines.
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1.1.2 Boolean Circuits
A Boolean circuit is a labeled directed acyclic graph (DAG), where every node is
labeled by either a variable from {x1, . . . , xn}, or a Boolean operation. The set of
available operations we are allowed to use is called the basis of the circuit. A given
basis B is called complete if any Boolean function can be computed by a circuit
using only operations from B. The inputs of a Boolean circuit are the nodes with
in-degree (fanin) zero, and the outputs of a Boolean circuit are the nodes with out-
degree (fanout) zero. The inputs are labeled by variables x1, . . . , xn. A Boolean
circuit may have multiple outputs. We refer to the nodes with non-zero in-degree as
gates. We will typically consider Boolean circuits with gates of fanin at most 2 from
the basis {∧,∨,¬} (unless stated otherwise). The gates are labeled by operations
from the basis. A formula (or tree-like circuit) is a circuit whose fanout is one for
every gate except the output.
Definition 1.1.1. The size of a Boolean circuit is the number of its gates. The
depth of a gate g is the length of the longest path from any input to g. For circuits
with one output, the depth of a circuit C is the depth of the output gate. For circuits
with multiple outputs, the depth of a circuit C is the depth of the output gate with
the largest depth.
Given a Boolean function f : {0, 1}n → {0, 1}, we write C(f) and D(f)
to denote the smallest size and depth of any circuit over {∨,∧,¬} computing f ,
respectively. Note that C(f) and D(f) are not necessarily achieved by the same
circuit. See [146] for more on Boolean circuits.
Given a DAG G, a subDAG of G is a subgraph of G. The source of G are
the nodes with no immediate predecessors, and the sink of G are the nodes with no
immediate successors. We say that a subDAG is weakly-connected if the underlying
undirected graph is connected. Given a Boolean circuit C and a gate g in C, the
subcircuit at g is a weakly-connected subDAG of C with g as output. So a subDAG
may not be weakly-connected, since it might consists of several disjoint weakly-
connected subDAGs. On the other hand, a subcircuit must be weakly-connected.
The inputs of the subcircuit could be any nodes in C upon which g depends on
topologically. A circuit is planar if we can find an embedding for the circuit on the
two-dimensional plane such that no two edges cross. Semi-unbounded fanin Boolean
2
(arithmetic) circuits are those circuits with constant fanin ∧ (resp. ×) gates and
unbounded fanin ∨ (resp. +) gates.
1.1.3 Uniform Circuits
Before we define the uniformity of circuits, we need to define the description of a
circuit. There are several common ways to define the description of a circuit. To be
specific, we use the following definition.
Definition 1.1.2. The description of a Boolean circuit is a sequence of circuit
inputs x1, . . . , xn and the following quadruples:
〈name, type, child1, child2〉,
where name is the name of a gate, type is one of ∧, ∨, or ¬, and child1 and child2
are the inputs to the gate. child2 can be empty for gates of type ¬.
Note that child1 and child2 can be either gates or circuit inputs.
Definition 1.1.3. A family of Boolean circuits {Cn} is called h(n)-space uniform,
if there exists a deterministic Turing machine M that on input 1n, outputs the
description of Cn using space O(h(n)) for all n. In particular, {Cn} is logspace
uniform if h(n) = logn.
1.2 The Problem and Its History
In this dissertation, we study the relationship between the size and depth of Boolean
circuits. We consider general Boolean circuits and special classes of circuits. Pip-
penger and Fischer [103] showed that for t(n) ≥ n, DTIME(t(n)) can be simulated
by logspace uniform families of circuits of size O(t(n) log t(n)). Borodin [11] showed
the following theorem.
Theorem 1.2.1. [11] For s(n) ≥ log n, languages computed by s(n)-space uniform
families of circuits of depth s(n) are contained in SPACE(s(n)). Furthermore,
any language decided in simultaneous time t(n) and space s(n) can be decided by
s(n)-space uniform families of circuits of depth O(s(n) log t(n)) = O(s2(n)).
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It is also known that circuit depth is related to parallel computation time
[130]. These results show that the study of circuit size versus depth helps to inves-
tigate the relationship between sequential and parallel computation time, as well as
time versus space in sequential computation. However, very little is known about
the size versus depth question for general Boolean circuits. For general Boolean cir-
cuits, the best known result so far is the following theorem, which was first proved
by Paterson and Valiant [101]. Dymond and Tompa [34] later gave another proof of
this result using a different method.
Theorem 1.2.2. [101, 34] Given a Boolean function f : {0, 1}n → {0, 1}, we have
D(f) = O(C(f)/ logC(f)).
On the other hand, it can be easily shown that D(f) = Ω(logC(f)). The-
orem 1.2.2 leaves a huge gap (logC(f) versus C(f)/ logC(f)) for circuits of any
size. McColl and Paterson [95] showed that every Boolean function depending on
n variables has circuit depth at most n + 1. There is an even stronger result by
Gaskov [48] showing that circuit depth is at most n − log log n + 2 + o(1). This
gives a much stronger bound on depth than Theorem 1.2.2 for functions that re-
quire circuits of large size. In particular, for f : {0, 1}n → {0, 1} such that C(f)
is exponential in n, [95] and [48] give essentially tight bounds on depth. However,
for functions that can be computed by subexponential-size circuits, there is still a
large gap. Note that Theorem 1.2.2 gives a stronger result than [95] and [48] only
when C(f) = o(n log n). Improving Theorem 1.2.2 would yield improvements over
[95] and [48] for larger C(f) as well.
For general Boolean circuits, the simulating depth O(t(n)/ log t(n)) in The-
orem 1.2.2 is very close to the circuit size. On the other extreme, consider tree-like
circuits, where every gate has fanout at most 1. Note that tree-like circuits are
also referred to as formulas in circuit complexity, and we will use both terms in the
followings. For tree-like circuits, Spira [129] proved the following theorem.
Theorem 1.2.3. [129] Let F be any Boolean formula of size s. Then F can be
simulated by an equivalent tree-like circuit of depth O(log s).
There are several results improving or extending Spira’s theorem. Bonet
and Buss [10] improved the constants in the depth bounds and the size of the
simulation for Boolean formulas. Wegener [145] proved the statement for monotone
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Boolean formulas, that any monotone Boolean formula of size s can be simulated
by a monotone Boolean formula of depth O(log s). Brent [15], Bshouty, Cleve, and
Eberly [16] extended Spira’s theorem to arithmetic formulas. All these results study
formulas, i.e. tree-like circuits with fanout 1.
1.3 Related Questions
There are many important questions related to Theorem 1.2.2, even for the case of
special classes of circuits. Notice that we are not only interested in improving the
depth of the simulating circuit, but also if the simulating circuit can be generated
space-efficiently.
1.3.1 Time versus Space
Hopcroft, Paul, and Valiant [59] proved the following analogous theorem about
sequential time and space, and Adleman and Loui [2] later gave an alternative
proof.
Theorem 1.3.1. [59, 2] DTIME(t(n)) ⊆ SPACE(t(n)/ log t(n)).
By the results of [103] and [11], improving Theorem 1.2.2 by at least a polylog
factor in the logspace uniform setting immediately improves Theorem 1.3.1. This
also motivates the search for space-efficient algorithms to generate the simulating
circuit families.
1.3.2 Time versus Depth
We first define alternating Turing machines as follows.
Definition 1.3.2. [100] An alternating Turing machine is a non-deterministic Tur-
ing machine N = (K,Σ,∆, s) in which the set of states K is partitioned into two
sets KAND and KOR. Let x be an input, and consider the tree of computations of
N on x. Each node in this tree is a configuration of the machine, and includes the
step number of the machine. Define now recursively, starting from the leaves of the
trees and going up, a subset of these configurations, called the eventually accepting
configurations, as follows: First, all leaf configurations with state “yes” are eventu-
ally accepting. A configuration C with state in KAND is eventually accepting iff all
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of its immediate successor configurations are eventually accepting. A configuration
C with state in KAND is eventually accepting iff at least one of its immediate suc-
cessor configurations are eventually accepting. Finally, we say that N accepts x if
the initial configuration is eventually accepting. We say that an alternating machine
N decides a language L if N accepts all strings x ∈ L and rejects all strings x /∈ L.
We write ATIME(t(n)) to denote the class of all languages decided by an
alternating Turing machine, where all computations on input x halt after at most
t(|x|) steps.
Dymond and Tompa [34] showed the following theorem.
Theorem 1.3.3. [34] DTIME(t(n)) ⊆ ATIME(t(n)/ log t(n)).
Ruzzo [118] showed the following theorem.
Theorem 1.3.4. [118] Any language in ATIME(t(n)) can be decided by a uniform
Boolean circuit family of depth O(t(n)).
An immediate corollary is that any language in DTIME(t(n)) can be de-
cided by a uniform Boolean circuit family of depth O(t(n)/ log t(n)). Pippenger
and Fischer [103] showed that for t(n) ≥ n, DTIME(t(n)) can be simulated by
logspace uniform families of circuits of size O(t(n) log t(n)). Thus improving Theo-
rem 1.2.2 by an order strictly greater than log2C(f) in the logspace uniform setting
immediately improves the simulation of deterministic time by circuit depth.
1.3.3 Parallel Computation Time
The PRAM is a parallel computation model first defined by Fortune and Wiley [42].
A PRAM consists of a set of one-processor RAMs (cf. [100]), called processors, plus
an infinite number of global memory. An instruction of a processor can access its
own memory or the global memory. We classify PRAMs according to restrictions
on global memory access. An EREW (Exclusive-Read and Exclusive-Write) PRAM
is a PRAM where simultaneous access to any global memory location is not al-
lowed for both reads and writes. A CREW (Concurrent-Read and Exclusive-Write)
PRAM allows simultaneous reads but not writes. A CRCW (Concurrent-Read and
Concurrent-Write) PRAM allows simultaneous reads and writes. We can further
classify the CRCW model according to the methods resolving simultaneous writes.
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The CRCW Priority model is a CRCW where there is a linear ordering on the
processors, and the minimum numbered processor writes its value in a concurrent
write. We say that a language L has parallel running time T (n) if there is a PRAM
deciding L with running time T (n). See the survey by Karp and Ramachandran
[70] for more details.
For the PRAM model, the unit-cost PRAM is a PRAM where each PRAM
operation is counted as a single step. The log-cost PRAM is a PRAM where each
PRAM operation is counted as O(log r) steps, where r is the maximum size of the
operands in the operation. We define Punit(f) and Plog(f) to be the minimum
computation time to compute f in the unit-cost and log-cost PRAM models, re-
spectively. For our purposes, it is sufficient to consider CRCW PRAMs. Define
PRAMunit(t(n)) = {L ⊆ {0, 1}∗ : Punit(Ln) = O(t(n))} and PRAMlog(t(n)) =
{L ⊆ {0, 1}∗ : Plog(Ln) = O(t(n))}. Similarly to circuit classes, we will also con-
sider uniform versions of PRAM classes, where the PRAM program can be generated
by a space-efficient algorithm.
There is a close connection between circuit depth and PRAM time. Stock-
meyer and Vishkin [130] showed that given a CRCW Priority PRAM with P (n)
processors running in T (n) time, it can be simulated by a family of unbounded fan-
in circuits of size polynomial in P (n) and depth O(T (n)). Conversely, given an
unbounded fan-in circuit of size s and depth d, it can be simulated by a CRCW Pri-
ority PRAM with O(s) processors running in O(d) time. In the context of bounded
fan-in circuits, their result implies that PRAMlog(t(n)) ⊆ DEPTH(t(n) logm(n))
and DEPTH(s(n)) ⊆ PRAMlog(s(n)), where m(n) is the maximum of t(n), the
number of processors, and the input length n. All simulations can be made logspace
uniform. These results hold even for the unit-cost PRAM model as long as multi-
plication is not counted as a unit-cost instruction.
Dymond and Tompa [34] showed that DTIME(t(n)) ⊆ PRAMunit(
√
t(n))
for the unit-cost CREW PRAM model. This also holds for logspace uniform unit-
cost CREW PRAM. However, no such result is known for the log-cost PRAM model.
Since DEPTH(s(n)) ⊆ PRAMlog(s(n)), improving Theorem 1.2.2 by at least a
polylog factor in the logspace uniform setting would also imply non-trivial relation-
ship between DTIME and log-cost PRAM computation time.
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1.3.4 Circuit Size versus Formula Size
Boolean formulas can be seen as a computational model where the re-use of partial
computation results is prohibited, since every gate can have fanout at most 1. How-
ever, currently we do not know if any function requires formula size that is more
than the cube of its optimal circuit size.
Let L(f) denote the minimum formula size for a Boolean function f . It
is known that D(f) = Θ(logL(f)). By Spira’s theorem (Theorem 1.2.3) D(f) =
O(logL(f)). The other direction is easy to see by the following argument: any
circuit of depth d can be expanded to a tree-like circuit with at most 2d leaves. This
implies that D(f) = Ω(logL(f)). This shows a tight connection between circuit
depth and the logarithm of formula size. Therefore the study of circuit size versus
circuit depth is equivalent to the study of circuit size versus formula size.
1.3.5 Circuit Value Problem
The Circuit Value problem for general circuits is known to be P-complete under
logspace reductions [77]. As far as we know, there is no non-trivial result about the
space complexity of the Circuit Value problem for general circuits. The question of
finding a uniform version of Spira’s theorem has direct relevance for the complexity
of the Boolean Formula Value problem. While a logspace uniform version of Spira’s
restructuring algorithm in Theorem 1.2.3 is still not known, it was proved (by a dif-
ferent approach), that for Boolean formulas presented as parenthesized expressions
the Boolean Formula Value problem is in SPACE(log n) [87], and in DLOGTIME-
uniform NC1 [19, 17]. Improving Theorem 1.2.2 for other classes of circuits in the
uniform setting will immediately improve the space complexity for the Circuit Value
problem for those classes of circuits. We obtain a couple of such results after gener-
alizing Spira’s theorem to special classes of circuits including planar circuits, where
the corresponding Planar Circuit Value problem is P-complete [53].
8
1.4 Overview of Main Results
1.4.1 Layered Circuits, Synchronous Circuits, and Circuits with
Small Separators
We solve the size versus depth problem for special classes of Boolean circuits. As
far as we know, previously no better bounds were known for these classes than
what follows from the bounds for general circuits from Theorem 1.2.2 [101, 34].
We obtain significant improvements over these general bounds for layered circuits,
synchronous circuits, and planar circuits as well as classes of circuits with small
separators. Informally, a circuit is layered if its set of gates can be partitioned
into subsets called layers, such that every wire between two gates in the circuit is
between adjacent layers. A circuit is synchronous if for any gate g, every path from
the inputs to g has the same length. The separator of a graph is a subset of the
nodes whose removal yields two subgraphs of comparable sizes, where a divide-and-
conquer strategy can usually be used. See Definition 3.1.3, Definition 3.1.5 , and
Definition 2.4.1 in later chapters for formal definitions.
Our results are as follows. We show that every layered Boolean circuit of size
s can be simulated by a layered Boolean circuit of depth O(
√
s log s). Furthermore,
every synchronous Boolean circuit of size s can be simulated by a synchronous
Boolean circuit of depthO(
√
s). Lastly, every Boolean circuit of size s and separators
of size f(s) can be simulated by a planar Boolean circuit of depth O(f(s)) if f(s) =
Ω(s) for some constant  > 0, or O(f(s) log s) otherwise. The last result implies
that every planar Boolean circuit of size s can be simulated by a planar Boolean
circuit of depth O(
√
s) computing the same function, with the help of the planar
separator theorem [84]. Note that any Boolean circuit of size s can be converted
to either a planar or a synchronous circuit of size O(s2) [146]. Thus improving
these results by polylog factors would also yield improvements over the best known
bounds for general circuits.
The main technique used is the two-person pebble game introduced by Dy-
mond and Tompa [34]. For circuits with small separators such as the planar cir-
cuits, we give a divide-and-conquer pebbling strategy. On the other hand, not all
synchronous circuits and layered circuits have small separators. See [117] for many
examples. Furthermore, Hromkovicˇ [60] and Guba´sˇ, Hromkovicˇ, and Waczul´ık [55]
showed that there exists a sequence of Boolean functions fn such that, fn can be
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computed by a circuit of size O(n) and no size-optimal circuit for fn has sublinear
separators. This implies a limitation of the divide-and-conquer approach, since not
all size-optimal Boolean circuits have sublinear separators. For synchronous cir-
cuits, our technique is to find a relatively small level such that the function can be
computed by the composition of two circuits of small depths through the small level.
This gives a simple proof for synchronous circuits, but the same method cannot be
applied to the more general layered circuits. For layered circuits we develop an adap-
tive strategy in the two-person pebble game. Note that both [101] and [34] implicitly
use the notion of separators in their proofs. Our results for synchronous circuits and
layered circuits show that the minimum circuit depth does not necessarily grow with
the separator size of the minimum-size circuit.
1.4.2 A Generalization of Spira’s Theorem for Circuits with Small
Separators or Segregators
The results obtained in Section 1.4.1 use the two-person pebble game, which is
not uniform. See Definition 1.1.3 for the definition of uniform circuits. Informally,
uniform circuit families mean that the circuit descriptions can be generated in small
space. This property has further implications for the Circuit Value Problem over
these circuit families. See Section 1.4.3 later.
Our main result in this direction is a uniform generalization of Spira’s theo-
rem for circuits with small separators or segregators. See Definition 2.4.1 and Defi-
nition 2.4.2 for their formal definitions. In particular, we show that if the circuit of
size s has a segregator of size f(s), we obtain a simulating circuit of depth at most
O(f(s) log s), whose circuit description can be generated in space O(f(s) log2 s).
Furthermore, the value f(s) does not have to be provided in advance. A special
case of our result is that for circuits with constant-size segregators or separators,
the simulating circuits of depth (log s) we obtain can be generated in space O(log2 s).
We also observe that a variant of our technique can be applied to monotone
circuits. In particular, any monotone circuit of size s that has separators or segrega-
tors of size f() can be simulated by a monotone circuit of depth O(f(s) log s), and
the description of the simulating circuit can be generated in space O(f(s) log2 s).
This generalizes Wegener’s result [145], which showed that Spira’s theorem [129]
(Theorem 1.2.3) is still true for monotone formulas.
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1.4.3 Circuit Value Problem
Our results in Section 1.4.2 generalize Spira’s theorem in a uniform way. This
allows us to bound the space complexity of the Circuit Value Problem for circuits
with small separators and segregators. We show that the Boolean Circuit Value
Problem for circuits with constant-size segregators (or separators) is in deterministic
SPACE(log2 n). Our results also imply that the Planar Circuit Value problem,
which is known to be P -Complete [53], is in SPACE(
√
n log n).
In addition we show that the Layered Circuit Value and the Synchronous Cir-
cuit Value problems, which are both P -complete [54], are in SPACE(
√
n). However,
since layered circuits and synchronous circuits do not necessarily have small sepa-
rators or segregators, instead of using our generalization of Spira’s theorem we use
a different approach.
1.4.4 The Degree of Boolean Circuits
We consider the notion of degree of Boolean circuits given by Definition 6.1.1. The
degree of arithmetic circuits was well studied. See Section 2.5 for a brief review.
The degree of Boolean circuits was first introduced by Skyum and Valiant [128]
as a measure of parallelism. We establish some basic facts about the degree of
Boolean circuits regarding simulation in small circuit depth. It is easy to see that
Theorem 2.5.3 by Valiant, Skyum, Berkowitz and Rackoff [137] holds for Boolean
circuits. We consider two special circuit families, skew circuits and multilinear
circuits, where their degrees can be bounded. We observe some implications of
Theorem 2.5.3 to these classes.
1.4.5 Space-Efficient Algorithms for SUBSET SUM
One of our results in Section 1.4.2 gives a space-efficient algorithm computing the
segregators of DAGs. Toward this direction, we also show that the separators of
undirected graphs can be found in small space. An extension of our approach is a
space-efficient algorithm for the SUBSET SUM problem. Our results are described
as follows.
SUBSET SUM is the following problem: given t ∈ Z+ and a set S of m
positive integers, output YES iff there is a subset S′ ⊆ S such that the sum of
all numbers in S′ equals t. The problem was one of Karp’s first 21 NP-complete
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problems [69], and is known to be solvable in pseudo-polynomial time. Here we
consider the search and optimization versions of SUBSET SUM. The search version
asks to output S′ if exists, and the optimization version asks to output a subset
of S with the largest sum smaller than t over all subsets, where the largest sum
is not known in advance. We give FPTAS (Fully Polynomial-Time Approximation
Scheme) algorithms solving the search and optimization versions. Furthermore, the
algorithms run in space O(1 log t + log n), where n is the input length and  is the
approximation factor. This implies a logspace approximation algorithm when the
target sum t is polynomial in n and  is a constant. In the special case where γ = 13 ,
we get a deterministic 2-pass streaming algorithm running in space O(log t+ log n).
We then apply our techniques to the problem of finding γ-balanced separators.
The γ-balanced separator of a graph G = (V,E) is a subset S ⊆ V such that
after removing S, both components have sizes at least (1− γ) |V |2 . We show that if
the graph has a γ-balanced separator of size h, then it can be computed in space
O((h+ 1γ ) log |V |).
1.4.6 Simultaneous Time and Space of Input-Oblivious Turing Ma-
chines
We give two circuit simulations of input-oblivious Turing machines. First we show
that languages decided by input-oblivious deterministic Turing machines in simul-
taneous time t(n) and space s(n) can be decided by families of planar circuits of size
O(t(n)s(n)). Using this, we show that languages decided by input-oblivious deter-
ministic Turing machines in simultaneous time t(n) and space s(n) can be decided in
circuit depth O(
√
t(n)s(n)). We obtain these results by combining the constructions
of oblivious Turing machines by Pippenger and Fischer [103] and Schnorr [124], the
table method by Cook [24], the Planar Separator Theorem by Lipton and Tarjan
[84], and our generalization of Spira’s theorem (Theorem 4.1.1 in Chapter 4).
Based on our construction of planar circuits of size O(t(n)s(n)), we obtain
quadratic lower bounds on the product of time and space for several explicit func-
tions on input-oblivious Turing machines. In particular, we show that matrix mul-
tiplication of two m ×m Boolean matrices requires time and space product Ω(n2)
on input-oblivious Turing machines, where n = 2m2 is the input length. Our bound
for matrix multiplication is tight. See Section 8.3.4 for details.
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1.4.7 Discussion
As mentioned above, for the problem of simulating circuit size by depth, we obtain
significant improvements over the general bounds for layered circuits, synchronous
circuits, and planar circuits as well as classes of circuits with small separators.
However, for general circuits, it is still unknown if the result by Paterson and Valiant
[101] can be improved. Showing that the current O(s/ log s) upper bound is tight
would imply the following statement.
There exists a Boolean function f : {0, 1}n such that f can be computed by a
Boolean circuit of size s, but f cannot be computed by any Boolean circuit of depth
Ω(s1−) for any constant  > 0.
McColl and Paterson [95] showed that every Boolean function depending on
n variables has circuit depth at most n+ 1. Since  is a constant, this implies that
s is polynomial in n. Then f can be computed by a polynomial-size circuit, but
every circuit computing f has depth Ω(s1−). Then we would have a separation
of NC from P in the non-uniform setting. This indicates that in case the current
O(s/ log s) upper bound is tight, proving this would be difficult.
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Chapter 2
Previous Results
As mentioned in Chapter 1, Theorem 1.2.2 gives the best result so far for general
Boolean circuits, and the simulation in Spira’s theorem for Boolean formulas is tight
in depth (within a constant factor). Here we give a brief sketch of each construction
and discuss the techniques used in previous related results regarding the size-versus-
depth question.
2.1 Pebble Games
2.1.1 The One-Person Pebble Game
Hopcroft, Paul, and Valiant [59] formally defined the one-person pebble game. The
game is played on a DAG G, and it has three rules:
1. A pebble may be placed on any node with no immediate predecessors at any
time.
2. A pebble may be removed from a node at any time.
3. If all the immediate predecessors of a node have pebbles on them, then a
pebble may be placed on that node.
The purpose of the game is pebble the output of G, and the game stops as soon as the
output is pebbled. Interested readers may see [104] and [105] for early formulations
and surveys of the one-person pebble game.
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For the purpose of this chapter, we will focus on playing the one-person
pebble game on any DAG with bounded in-degree, which includes the Boolean
circuits as previously defined.
We can think of the one-person pebble game as a tool to measure how much
space is needed to carry out a computation. Intuitively, the second rule says that
we can free the space once we have completed the computation, and the third rule
says that a computation can be carried out only if we have computed the results
it depends on. See Section 8.2 for the relations among pebble games, circuit width
and breadth, and space complexity.
One classical use of the one-person pebble game is to study the time-space
tradeoff of a computation (see [25], [102], and [59]). In particular, Hopcroft, Paul,
and Valiant [59] established that DTIME(t) ⊆ SPACE(t/ log t) (Theorem 1.3.1).
Informally, their approach is to first divide the computation steps in the Turing
machine into subsets according to the space where the computations occur, and
build a dependency graph on the subsets. Then they give an efficient strategy in
the one-person pebble game on the dependency graph, and design the space-efficient
algorithm according to the pebbling strategy.
Paul, Tarjan, and Celoni [102] used superconcentrators to show that the
above result cannot be improved using the one-person pebble game technique.
Theorem 2.1.1. [102] For all s ≥ 2, there is a graph G of size s such that pebbling
some node in G requires cs/ log s pebbles, where c is a constant.
They also gave an optimal pebbling strategy that meets this lower bound.
Theorem 2.1.2. [102] For any graph G of size s, any node of G can be one-person
pebbled using O(s/ log s) pebbles.
2.1.2 The Two-Person Pebble Game
The two-person pebble game was defined in [34]. As in the one-person pebble
game, the two-person pebble game is played on a DAG G. There are two players,
the challenger and the pebbler. The challenger starts the game by challenging any
single node of G, then the pebbler puts some pebbles on a subset of the nodes. From
this point on, the challenger can only challenge a node that was either challenged
or pebbled in the previous round. The game continues until at the beginning of the
15
pebbler’s move, all the predecessors of the currently challenged node w are already
pebbled. Then we say that the challenger loses G at w. If, under the best defense
of the challenger, the pebbler can win with t number of pebble placements, then we
say that G can be two-person pebbled in time t. The number of rounds in a game
is equal to the number of moves by the challenger. Unlike the one-person pebble
game, the pebbler does not remove pebbles once a node is pebbled. By convention,
if the pebble game is played on a circuit with one output, then the challenger starts
the game by challenging the output node.
In their paper, Dymond and Tompa showed that if G is a DAG of size s, then
the pebbler can win the game in time O(s/ log s) (Theorem 2.2.1). It was also shown
that given a circuit C computing a function f , if C can be two-person pebbled with
t pebbles, then there exists a tree-like circuit of depth 2t + 1 that also computes f
(Theorem 2.2.2).
Here is the partial converse.
Observation 2.1.3. Let C be a circuit computing a function f in depth d. Then
the pebbler can win the two-person pebble game with at most 2d pebbles.
Proof. The pebbler simply puts pebbles on the two immediate predecessors of the
currently challenged node. Then the number of pebbles is at most twice the depth.
Notice that Theorem 2.2.2 and Lemma 2.1.3 together do not give a char-
acterization of the minimum circuit depth of a function by the two-person pebble
measure, since the minimum circuit depth refers to all possible circuits for that par-
ticular Boolean function, while the two-person pebble game only considers one fixed
circuit.
Using Theorem 2.2.1 and Theorem 2.2.2, Dymond and Tompa [34] gave an
alternative proof of Theorem 1.2.2 originally by Paterson and Valiant [101], which
is the best result for the simulation of size by depth for general circuits.
For the purpose of this chapter, we shall focus on playing the two-person
pebble game only on Boolean circuits.
The following theorem was implicit in Kalyanasundaram and Schnitger [65].
They used the two-person pebble game to extend the above result to unbounded
and semi-unbounded fanin (unbounded fanin for ∨ and fanin 2 for ∧) circuits.
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Theorem 2.1.4. (Implicit in [65]) Suppose that the pebbler can win the game on a
circuit C in r rounds. Then we have the following simulations.
1. C can be simulated by an unbounded fanin tree T (C) of depth O(r) and fanin
2O(m), where m is the maximum number of pebbles over all rounds.
2. C can be simulated by a semi-unbounded fanin tree T (C) of depth O(r logm)
and fanin 2O(m), where m is the maximum number of pebbles over all rounds.
The following theorem by Tompa [132] relates the one-person and the two-
person pebble games.
Theorem 2.1.5. [132] If a graph G can be two-person pebbled in time T then G
can be one-person pebbled with T + 1 pebbles.
2.2 General Boolean Circuits
2.2.1 The Construction by Paterson and Valiant
Paterson and Valiant [101] gave the first proof of Theorem 1.2.2. Their idea is to
partition the circuit C into two subcircuits C1 and C2, such that the sizes of C1 and
C2 differ by at most 1, C1 contains the output of C, and there are no paths from
C1 to C2. It is easy to see that such partition exists. If this partition cuts many
gates in C, then recurse on C1 and C2. Otherwise suppose that the partition cuts
C at gates g1, . . . , gm. We can compute the disjunctive normal form of the function
computed at the output of C in terms of the functions computed at g1, . . . , gm. Then
we compute the disjunctive normal form and the subcircuits computing g1, . . . , gm
in parallel. Since m is small (e.g. m = Θ(s/ log s)), we will get a circuit of smaller
depth in this case.
2.2.2 The Construction by Dymond and Tompa
Dymond and Tompa [34] proved Theorem 1.2.2 using the two person pebble game.
The two-person pebble game is also used to simulate the Boolean circuit by an
alternating Turing machine. See [34] for details. Several other variants of pebble
games have been invented to study questions related to the space requirements of
computation, e.g. [107, 25]. See [104] for a survey, and [43, 14, 13, 27] for recent
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advancements. Here we will focus on the two-person pebble game. See Section 2.1.2
for the definition of the two-person pebble game.
The next two theorems by Dymond and Tompa [34] give an alternative proof
of Theorem 1.2.2.
Theorem 2.2.1. [34] Let G be a DAG with node set V . Then the pebbler can win
the game in time O(|V |/ log |V |).
Theorem 2.2.2. [34] Let C be a Boolean circuit computing a function f . If the
underlying graph of C can be two-person pebbled with t pebbles, then there exists a
tree-like circuit of depth 2t+ 1 that also computes f .
2.3 Boolean Formula: The Construction by Spira
Jordan [64] first gave the combinatorial lemma stating that a tree T has a node v
such that after removing v from T , T is divided into two subtrees T1 and T2, such
that the sizes of both are a constant fraction of the size of T , e.g. |T1| ≤ 23 |T |
and |T2| ≤ 23 |T |. Spira [129] proved Theorem 1.2.3 using this fact. Let F be the
original Boolean formula, and let v be the node in Jordan’s lemma. Let Fv be the
subformula of F under v, and let F0 and F1 be the two formulas obtained from F
by replacing v by 0 and 1, respectively. It is easy to see that for any input x, we
have
F (x) = (F1(x) ∧ Fv(x)) ∨ (F0(x) ∧ ¬Fv(x)). (2.1)
The construction recurses on Fv, F0, and F1. Since the sizes of the formulas decrease
by a constant factor in each recursive step, at the end of the recursion, we will get
a Boolean formula of logarithmic depth and polynomial size (in terms of the size of
F ).
As stated in Section 1.2, there are several follow-up results of Theorem 1.2.3,
including Bonet and Buss [10] and Wegener [145]. All these results are based on
Spira’s construction.
2.4 Separators and Segregators
Informally, a node separator of a graph G is a set of nodes whose removal yields two
disjoint subgraphs of G. In this section we only consider balanced separators, that
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yield subgraphs that are comparable in size. In the next definition each of the two
subDAGs could consist of several weakly connected components.
Definition 2.4.1. A separator of size k of a DAG G = (V,E) is a set of k nodes
S ⊆ V such that G \ S is not weakly connected (i.e. the underlying undirected
graph is not connected); and the removal of S partitions G \ S into two subDAGs,
G1 = (V1, E1) and G2 = (V2, E2), such that |Vi| ≤ 23 |V | for i = 1, 2, and there are
no edges either from G1 to G2, or from G2 to G1 in G \ S.
Note that the two subDAGs could be disconnected within themselves.
Segregators are a relaxation of separators in directed acyclic graphs [144,
119].
Definition 2.4.2. [144, 119] A segregator of size k of a DAG G = (V,E) is a set
of k nodes S ⊆ V such that every node in G \ S has at most 23 |V | predecessors in
G \ S.
Definition 2.4.3. We say that a Boolean circuit C has separators of size f() if the
underlying DAG of every subcircuit of C with s gates has a separator of size at most
f(s). We say that a Boolean circuit C has segregators of size f() if the underlying
DAG of every subcircuit of C with s gates has a segregator of size at most f(s).
The above definition is reasonable, since we typically consider classes of cir-
cuits based on properties of their underlying DAGs that are closed with respect to
subDAGs, for example planar circuits, circuits with small treewidth, etc.
We talk about constant-size separators (resp. segregators), if the size of the
separator (resp. segregator) is bounded by a fixed constant that does not depend
on the size of the circuit.
The following lemma follows directly from the definitions.
Lemma 2.4.4. Any DAG with a separator of size k has a segregator of size k.
Proof. Let S be a separator of G of size k, and S partitions G \ S into G1 and G2.
Let v be any node in G \S. Let P (v) be the set of predecessors of v in G \S. Since
S is a separator of G, we must have either P (v) ⊆ G1 or P (v) ⊆ G2. Then S is also
a segregator of G of size k.
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Notice that the reverse is not true in general, since a node in a DAG may
have a smaller number of predecessors than the size of the component that contains
the node in the underlying undirected graph.
Upper bounds on the separator size of several natural graphs are known.
Jordan [64] first proved that trees have separators of size 1.
Theorem 2.4.5. [64] Let T be a tree. Then T has a separator of size 1.
Lipton and Tarjan [84] proved the following theorem for the planar graphs.
Theorem 2.4.6. [84] Given a planar graph G of size s, then G has a separator of
size O(
√
s).
Gilbert, Hutchinson, and Tarjan [51] gave the following theorem for graphs
of bounded genus. The genus of a graph is the least number of handles we add to
the plane so that the graph can be embedded on the plane with handles without
crossing edges.
Theorem 2.4.7. [51] Given a graph G of size s and genus g, then G has a separator
of size O(
√
gs).
A minor of a graph is obtained by identifying two nodes connected by an
edge, and then removing any self-loops. Let Kk denote the complete graph on k
nodes. For graphs having no Kk as a minor, we have the following theorem due to
Alon, Seymour, and Thomas [5].
Theorem 2.4.8. [5] Given a graph G with node set V and having no Kk as a
minor, G has a separator of size O(k
3
2 |V | 12 ).
2.5 Arithmetic Circuits
In this section we define the arithmetic circuit model and review the previous results
about size versus depth on the arithmetic circuits. An arithmetic circuit is similar
to a Boolean circuit defined in Section 1.1.2 but with inputs from a semi-ring, and
∧ and ∨ replaced by × and +, respectively. Formally, an arithmetic circuit over a
commutative semi-ring R = (R,+,×, 0, 1) is a labeled directed acyclic graph (DAG),
where every node is labeled by an element in R, a variable from {x1, . . . , xn}, or a
semi-ring operation + or ×. As in the Boolean circuits, the inputs and output of
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an arithmetic circuit are the nodes with in-degree 0 and out-degree 0, respectively.
The nodes with non-zero in-degree are called gates. A formula (or tree-like circuit)
is a circuit whose fanout is one for every gate except the output. The size of an
arithmetic circuit is the number of its gates. The depth of a gate g is the length of
the longest path from any input to g. The depth of an arithmetic circuit C is the
depth of the output gate.
The two surveys by Allender [3], and Shipilka and Yehudayoff [127] described
the main difference between arithmetic circuits and Boolean circuits. The Boolean
circuits can perform operations on the individual bits of the inputs such that the op-
erations are not arithmetic. On the other hand, arithmetic circuits cannot since the
gates are labeled by the arithmetic operations × and + only. Also, since arithmetic
operations can be simulated efficiently by Boolean circuits, a lower bound on the
size of Boolean circuits implies a lower bound on the size of arithmetic circuits, while
the other direction does not necessarily hold. Furthermore, Allender [3] mentioned
that in the version of the arithmetic circuit model where the circuits have access to
each individual bit, there are cases where this model may be either more powerful
or less powerful than Boolean circuits.
The degree of arithmetic circuits is defined as follows. Notice that in the
literature, the terms “degree” and “algebraic degree” are used interchangeably. We
will adopt the term degree unless stated otherwise.
Definition 2.5.1. The degree of a node in an arithmetic circuit is defined induc-
tively as follows.
• The degree of a node labeled by an element in R is 0.
• The degree of a node labeled by a variable is 1.
• The degree of a + node is the maximum degrees of its children.
• The degree of a × node is the sum of the degrees of its children.
The degree of an arithmetic circuit is the maximum over the degrees of all its nodes.
For simulating arithmetic circuits with smaller depth, Brent [15] gave the
first result for arithmetic formulas.
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Theorem 2.5.2. [15] Let C be an arithmetic circuit over the field of real numbers
with additions and multiplications. Let s be the size of C. Then C can be simulated
by an arithmetic circuit C ′ over the same field such that the depth of C ′ is O(log s).
Valiant, Skyum, Berkowitz and Rackoff [137] generalized Brent’s result to
arbitrary arithmetic circuits over a semiring.
Theorem 2.5.3. [137] Let C be an arithmetic circuit over a commutative semiring
such that C has size s and degree d. Then there exists an arithmetic circuit C ′
computing p such that C ′ has size O(s3) and depth O(log s log d).
Miller, Ramachandran, and Kaltofen [98] later gave the following theorem.
Theorem 2.5.4. [98] Let C be an arithmetic circuit over a commutative semi-ring
such that C has size s and degree d. Then on any input, the value of C can be
evaluated by a parallel algorithm in parallel time O(log s(log s+ log d)) using M(s)
processors, where M(s) is the number of processors to multiply two s × s matrices
over the same semi-ring in O(log s) parallel time.
Note that the construction in [137] is not uniform, while [98] gave an explicit
PRAM algorithm. Furthermore, Theorem 2.5.3 needs to know the degree of C in
advance, while Theorem 2.5.4 does not.
Allender, Jiao, Mahajan, and Vinay [4] proved the following theorem for
log-space uniform circuits.
Theorem 2.5.5. [4] Let R be any commutative semiring. The class of functions
computed by logspace uniform arithmetic circuits over R of size s and degree d is
equal to the class of functions computed by O(log s+log d)-space uniform arithmetic
circuits over R of size polynomial in s and d and depth O(log s log d).
In fact the proofs of Theorem 2.5.3 and Theorem 2.5.5 give an even stronger
result. Here we state the uniform version. Recall that a Boolean (resp. arithmetic)
circuit is semi-unbounded fanin if the fanin of ∨ (resp. +) gates is unbounded, while
the fanin of ∧ (resp. ×) is bounded. In particular, SAC1 is the class of functions
computed by semi-unbounded fanin Boolean circuit of size nO(1) and depth O(log n).
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Theorem 2.5.6. [4] Let R be any commutative semiring. The class of functions
computed by logspace uniform arithmetic circuits over R of polynomial size and poly-
nomial degree is equal to the class of functions computed by logspace uniform semi-
unbounded fanin arithmetic circuits over R of polynomial size and depth O(log n).
We write V P to denote the class of arithmetic circuits of polynomial size
and polynomial degree, and V NCi to denote the class of arithmetic circuits of
polynomial size, polynomial degree, and O(logi n) depth. Then Theorem 2.5.3 and
Theorem 2.5.4 imply that V P = V NC2.
Nisan and Wigderson [99] first defined multilinear arithmetic circuits. A
polynomial f is multilinear if the degree of each variable in f is at most one. An
arithmetic circuit C is multilinear if every gate in C computes a multilinear poly-
nomial. Later Raz [111] defined syntactically multilinear arithmetic circuits. An
arithmetic circuit C is syntactically multilinear, if for every × gate v ∈ C with
immediate children v1 and v2, the two sets of circuit inputs of the subcircuits of
v1 and v2 are disjoint. Raz and Yehudayoff [113] showed that the construction by
Valiant, Skyum, Berkowitz and Rackoff [137] for Theorem 2.5.3 preserves syntactic
multilinearity. Here is the formal statement.
Theorem 2.5.7. [113] Let C be a syntactically multilinear arithmetic circuit of
size s and degree r over the field F and over the set of variables X = {x1, . . . , xn}
computing the polynomial f . Then there exists a syntactically multilinear arithmetic
circuit C of size O(s3d6), depth O(log s log d), and degree d over the field F and
over the set of variables X computing f . In particular, syntactically multilinear V P
equals syntactically multilinear V NC2.
2.6 Uniformity
Let s be the size of the circuit in Theorem 1.2.2. In the worst case, the construction
by Paterson and Valiant gives a circuit of size 2
Θ( s
log s
)
and depth Θ( slog s). A direct
implementation uses linear space to find the partition in each recursion. Since the
size of the resulting circuit is 2
Θ( s
log s
)
, we also need a counter of size Θ( slog s) to keep
track of the position.
Consider the uniformity of the construction by Dymond and Tompa. Since
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the two-person pebble game is played on the circuit, we need a Turing machine
to simulate the two-person pebble game to generate the simulating circuit. Very
recently Chan [21] showed that the two-person pebble game is PSPACE-complete.
Some variants of the pebble game are also known to be PSPACE-complete, e.g. the
one-person black pebble game [52] and the one-person black and white pebble game
[58].
It is not known if the restructuring algorithm in Spira’s construction can be
implemented in logspace [17]. Thus it is not known if the simulating circuit families
in either of these constructions can be made uniform in small space.
2.7 The Karchmer-Wigderson Game and Circuit Depth
We briefly review the Karchmer-Wigderson communication game [68]. Let f be
a Boolean function. There are two players in the game, the 0-player and the 1-
player. The two players can communicate with each other by sending bits. The
0-player and the 1-player are given x and y, such that f(x) = 0 and f(y) = 1,
respectively. The goal of the game is then to define a communication protocol such
that at the end of the game, the two players agree on an integer i such that xi 6= yi.
See Kushilevitz and Nisan [76] for more details. The significance of the Karchmer-
Wigderson communication game is that the minimum number of bits sent by the
two players in the game equals the minimum circuit depth of f . In the following we
give the formal statements.
Definition 2.7.1. For a Boolean function f : {0, 1}n → {0, 1} let X = f−1(x) (i.e.
the set of all x such that f(x) = 1) and Y = f−1(0). Let Rf ⊆ X × Y × {1, . . . , n}
consist of all triples (x, y, i) such that xi 6= yi.
Theorem 2.7.2. [68] Let d(f) denote the minimum depth of all Boolean circuits
computing f , and let D(Rf ) denote the minimum number of bits of all protocols for
Rf defined above. Then d(f) = D(Rf ).
Thus we can approach the problem of simulating circuit size by smaller circuit
depth as follows. Given a Boolean circuit C of size s, design a communication
protocol in the Karchmer-Wigderson game such that the number of bits exchanged
by the two players in the protocol is as small as possible. That is, the 0-player
and the 1-player receive x and y such that C evaluates to 0 and 1 on x and y,
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respectively, and the two players need to find an index i such that xi 6= yi. However,
it is unknown if the construction of the simulating circuits in Theorem 2.7.2 can be
made uniform.
2.8 Circuit Value Problem
The Boolean Circuit Value problem (CVP) is defined as follows: given the stan-
dard description of a circuit C and an assignment x to the variables of C as the
input, compute the value of the output of the circuit C evaluated on the assign-
ment x. For P-complete problems, Ladner [77] showed that CVP is P -complete.
Goldschlager [53] showed that the Planar Circuit Value problem (PCVP) is also
P -Complete. Greenlaw, Hoover, and Ruzzo [54] showed that the Synchronous Al-
ternating Monotone Fanin 2 Fanout 2 (SAM2CVP) is P -complete, which implies
that the less restricted Synchronous Circuit Value and the Layered Circuit Value
problems are both P -complete. Vitter and Simons [142] showed that CVP over
unbounded fanin circuits with more than a linear order of wires is also P -complete.
For CVP over arguably more restricted classes, the Boolean Formula Value
Problem (the Circuit Value problem for tree-like circuits) can be solved in DLOGTIME-
uniform NC1 when the formula is presented in parenthesized expression [19, 17, 87].
However, when the Boolean formulas are presented as tree-like circuits, the best re-
sult so far shows only that the Boolean Formula Value Problem can be solved in
O(log2 n) space. For the Circuit Value problem over the Comparator Circuit class,
Mayr and Subramanian [94] gave an O(
√
npoly log(n)) time PRAM algorithm.
In the following we review results about Monotone Planar Circuit Value
Problem (MPCVP) on space-bounded Turing machines and PRAMs. It is known
that NCk ⊆ EREW k ⊆ CREW k ⊆ CRCW k = ACk ⊆ NCk+1. See the survey
by Karp and Ramachandran [70]. Goldschlager [53] first showed that the Upward
Stratified MPCVP can be solved in space O(log2 n), where upward stratified circuits
are layered circuits such that every wire can be embedded towards the output, and
all circuit inputs belong to the same layer. Dymond and Cook [33] showed that the
problem is in LOGCFL. Later Barrington, Lu, Miltersen and Skyum [6] improved
to LOGDCFL. A less restricted problem is the Layered Upward MPCVP, where
circuit inputs could be in different layers. Kosaraju [73] gave an O(log3 n) time
CREW algorithm for this problem using polynomial number (Ω(n6)) of processors.
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Ramachandran and Yang [110] gave an O(log2 n) time EREW algorithm using only
linear number of processors. Another variant of the Upward Stratified MPCVP is
the One-Input-Face MPCVP, where all circuit inputs belong to the same face on the
plane. Yang [151] gave anO(log2 n) time EREW algorithm using polynomial number
of processors. Recently Limaye, Mahajan, and Sarma [79] showed that the problem
is in LOGCFL. Chakraborty and Datta [20] further showed that the problem is in
LOGDCFL and is hard for logspace. For the most general MPCVP, Delcher and
Kosaraju [30] first gave an O(log4 n) time CREW algorithm. Yang [151] showed an
O(log3 n) time EREW algorithm. Both algorithm uses polynomial number (Ω(n6))
of processors. Ramachandran and Yang [109] later gave an O(log6 n) time EREW
algorithm using exact n processors. Recently Limaye, Mahajan, and Sarma [79]
showed that the problem is in AC1(LOGCFL) = SAC2, where AC1(LOGCFL)
is the class of languages decided by AC1 circuit families with LOGCFL oracle
gates. See Vollmer [143] for definitions. None of the Circuit Value Problems over
Boolean formulas, comparator circuits, and monotone planar circuits is believed to
be P -complete.
It is known that some P -complete problems can be solved in sublinear parallel
time with polynomial number of processors. A circuit is square if the width of every
layer is equal to the depth of the circuit. Condon [23] defined the notion of strictly
T (n)-complete for P . Roughly, a problem L in P is strictly T (n)-complete for P if
L has parallel running time within a polylog factor of T (n) and furthermore, if this
could be improved by a polynomial factor, say n, then we can improve the parallel
running time of all problems in P with at least linear running time by a O(1/n)
multiplicative factor. Condon [23] showed that the Square Circuit Value problem is
P -complete, and gave a PRAM algorithm running inO(
√
npoly log(n)) parallel time.
Condon [23] also showed that the Lex First Maximal Clique (LFMC) problem, which
is P -complete, can be solved in O(
√
npoly log(n)) parallel time. Vitter and Simons
[142] showed that CVP over unbounded fanin circuits with more than a linear order
of wires, which is also P -complete, can be solved in O(
√
npoly log(n)) parallel time.
It is still unknown if the CVP over general circuits can be solved in sublinear parallel
time (resp. circuit depth). Condon’s results [23] as well as Vitter and Simon’s
results [142] yield polynomial-size and O(
√
npoly log(n))-depth circuit families for
these problems. Note that using Borodin’s simulation of depth by space [11], the
above results on PRAMs imply O(
√
npoly log(n))-space algorithms. However, the
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small-space simulation using Borodin’s result does not yield polynomial running
time.
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Chapter 3
Size versus Depth via The
Two-Person Pebble Game
In this chapter, we solve the size versus depth problem for special classes of Boolean
circuits including layered circuits, synchronous circuits, and planar circuits as well
as circuits with small separators. As far as we know, previously no better bounds
were known for these classes than what follows from the bounds for general circuits
from Theorem 1.2.2 [101, 34].
The main technique used is the two-person pebble game introduced by Dy-
mond and Tompa [34]. For circuits with small separators such as the planar circuits,
it is natural to design a pebbling strategy based on the divide-and-conquer method.
On the other hand, not all synchronous circuits and layered circuits have small sepa-
rators. As mentioned in Section 1.4.1, our idea is to consider cuts, which is a relaxed
notion of graph separators. A cut separates the graph into two subgraphs that are
not necessarily comparable in size. For synchronous circuits, our technique is to find
a relatively small cut such that the function can be computed by the composition
of two circuits of small depths. For layered circuits, we develop an adaptive strat-
egy in the two-person pebble game, such that the sizes of the cuts are taken into
account during the game. Note that both [101] and [34] implicitly use the notion of
separators in their proofs. Our results for synchronous circuits and layered circuits
show that the minimum circuit depth does not necessarily grow with the separator
size of the minimum-size circuit.
Tura´n [134] showed that there exists a function fn such that any synchronous
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circuit for fn has size Ω(n log n), but there exists a layered circuit for fn with
size O(n). See Belaga [8] for the same gap for functions with multiple outputs.
This distinguishes synchronous circuits and layered circuits with respect to their
computational powers. Notice that every Boolean function can be computed by
circuits from each of the classes we consider.
Synchronous and planar circuits have been extensively studied before. Syn-
chronous circuits were introduced by Harper [57]. Planar circuits were introduced
by Lipton and Tarjan [83]. A circuit is planar if its underlying graph can be em-
bedded in the plane without crossings of the wires. Layered circuits are a natural
generalization of synchronous circuits, but as far as we know they have not been
explicitly studied. Layered graphs have been studied by Paul, Tarjan, and Celoni
[102] (they call these “level graphs” in their paper). Belaga [8] defined locally syn-
chronous circuits, which is a subclass of layered circuits, with the extra condition
that each input variable can appear at most once.
Most of the results in this chapter can be found in Ga´l and Jang [44, 45].
3.1 Layered Circuits and Synchronous Circuits
Definition 3.1.1. Height Let C be a circuit with one output, and let g be any
node in C. The height of g is the length of the longest path from g to the output.
Recall from Definition 1.1.1 that given a circuit C with one output and a
node g ∈ C, the depth of g is the length of the longest path from any input to g,
and the depth of C is the depth of the output gate.
Definition 3.1.2. Levels and layers The ith level of a circuit consists of all gates
with depth equal to i. For circuits with one output, the ith layer of the circuit
consists of all gates with height equal to i.
Note that the levels and layers of a circuit include gates only. We do not
count circuit inputs in the levels or layers.
Definition 3.1.3. [57] Synchronous circuits A circuit is synchronous if for any
gate g, all paths from the inputs to g have the same length.
Note that in the definition, the circuit could have either single output or
multiple outputs.
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Lemma 3.1.4. Let C be a Boolean circuit. If C is synchronous, then every wire
connecting two gates in C is between adjacent levels.
Proof. Suppose that C is synchronous. We assign levels to each node by the depth
of the node. Let (g, h) be any wire in C, where g and h are two gates. Suppose that
g is in the ith level. Then all paths from the inputs to g have length i, and there
exists at least one path from the input to h of length i+ 1 through the wire (g, h).
Since all paths from the inputs to h have equal length, h must be in the (i + 1)th
level, which is adjacent to the ith level.
Definition 3.1.5. Layered circuits A circuit is layered, if the set of gates can be
partitioned into subsets called layers, such that every wire connecting two gates in
the circuit is between adjacent layers. For circuits with one output, the following
is an equivalent definition: A circuit with one output is layered if for any gate g all
paths from g to the output have the same length.
The following lemma shows that the two definitions for layered circuits are
equivalent for circuits with one output.
Lemma 3.1.6. Let C be a circuit with one output. Then C is layered (i.e. every
wire connecting two gates is between adjacent layers) iff for any gate g, all paths
from g to the output have the same length.
Proof. Let C = (V,E) be any circuit. First we show that if every path from any
gate to the output has the same length, then C is layered. Define the layers L(i) of
V inductively as follows.
• The output of C is in L(0).
• For any edge (v, w) ∈ E such that v and w are both gates and w ∈ L(i), we
let v ∈ L(i+ 1).
We want to show that every wire connecting two gates is between adjacent layers.
Since C is weakly-connected, any gate in C is in some L(i). We now show that any
gate belongs to exact one L(i) for some i by induction. It is obvious that the output
of C cannot be in L(i) for i 6= 0. Let d be the depth of C. Consider any (v, w) ∈ E
such that v and w are gates and w ∈ L(i), we then have v ∈ L(i+ 1). So one path
from v to the output has length i + 1. Now if v ∈ L(j) for some j 6= i + 1, then
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there must exist another path from v to the output with length j 6= i+ 1, which is
a contradiction. So C is layered.
Now we show that if C is layered, then every path from any fixed gate to the
output has the same length. Let L(i) be defined as above. Our claim is obviously
true for the output of C. Now let (v, w) ∈ E such that v, w are gates and w ∈ L(i),
then v ∈ L(i + 1). By induction hypothesis, all paths from w to the output have
length i. Since any wire connecting two gates must be between adjacent layers, all
edges with w as one end must have some node from L(i+ 1) as another end. This
means that all paths from v to the output have length i+ 1.
The following lemma shows that every synchronous circuit is layered, but not
vice versa. A simple counter-example would be the circuit with inputs x1, x2, x3,
gates g1 = x1 ∧ x2, g2 = g1 ∧ x3, and g2 being the output gate.
Lemma 3.1.7. Let C be a synchronous circuit. Then C is also a layered circuit.
Proof. Since C is synchronous, every path from any input to the output gate has
the same length, say d, and every path from any input to gate g also has the same
length, say dg. Then every path from g to the output gate has length d− dg. So C
is layered.
Belaga [8] defined locally synchronous circuits, which is a subclass of layered
circuits, with the extra condition that each input variable can appear at most once.
Synchronous circuits form a proper subset of layered circuits by Lemma 3.1.7 and
the above example. Furthermore, Tura´n [134] showed that there exists a function
fn such that any synchronous circuit for fn has size Ω(n log n), but there exists a
layered circuit for fn with size O(n). See Belaga [8] for the same gap for functions
with multiple outputs. This distinguishes synchronous circuits and layered circuits
with respect to their computational powers.
3.2 The One-Person Pebble Game versus the Two-Person
Pebble Game
Tompa [132] proved Theorem 2.1.5, which states that the number of pebbles used
in the one-person pebble game is at most 1 plus the number of pebbles used in the
two-person pebble game. However, we do not know much about the converse.
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Conjecture 3.2.1. If a circuit C can be one-person pebbled with p pebbles, then
C can be two-person pebbled in time p log |C|.
On the other hand, we can show a relationship between the progressive one-
person pebble game and the two-person pebble game. A progressive one-person
pebble game is a variant of the one-person pebble game such that every node is
pebbled at most once. It was used by Sethi [126] and Lengauer[78] to study the
space requirement where re-computations are not allowed, i.e. most time-efficient
computations.
We need the following property of the progressive one-person pebble game.
Lemma 3.2.2. Let C be a circuit. Let t1 be the time in the progressive one-person
pebble game where exactly half of the nodes in C have not been pebbled yet. At time
t1, let T be the pebbled nodes, let U be the set of nodes that are pebbled and have
their pebbles removed before t1, and let W be the set of nodes that are not pebbled
yet. If U 6= ∅, then T is a cut of C between U and W .
Proof. Suppose that U 6= ∅. Note that T , U , and W are disjoint, and their union is
C. Assume that T is not a cut between U and W . Then there must exist an edge
(u,w) such that u ∈ U and w ∈W . In order to pebble the output of C, w must be
pebbled (assuming that the output depends on every gate). This means that u must
be pebbled as well because u is an immediate predecessor of w. But since the game
is progressive, u cannot be pebbled twice, which means that the output cannot be
pebbled. A contradiction. So T must be a cut between U and W .
Note that in the general one-person pebble game, the above argument is not
necessarily true since we may pebble the same node several times. Also, the sizes
of U and W in the lemma might not be comparable to each other. Finally, notice
that it is possible to generalize the lemma to any time instance other than t1, but
the lemma already suffices for our purposes.
Theorem 3.2.3. If a circuit C can be pebbled using p pebbles in the progressive
one-person game, then C can be two-person pebbled in time O(p log |C|p ).
Proof. Let T be the pebbled nodes in the progressive one-person pebble game at
the time instance where half of the nodes are not pebbled yet. At the beginning of
the two-person pebble game, the pebbler puts pebbles on T . Now if the challenger
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stays on the output of C, then the pebbler puts pebbles on nodes that are pebbled
in the one-person game at the time instance where 14 of the nodes are not pebbled.
If the challenger moves to some node in T , then the pebbler chooses 34 instead of
1
4 . Let Ci be the subcircuit of C whose output is the challenged node in the ith
round. Then the pebbler does similar for each round until the size of Ci is p, and
the pebbler simply pebbles the whole Ci. So in every round before the last one,
the pebbler either selects a cut for the subcircuit by Lemma 3.2.2, or the least
half topologically-ordered gates of the subcircuit if no pebbles were removed in the
corresponding progressive one-person pebble game. At the end of the game, the
two immediate predecessors of the challenger must be pebbled, and the number of
pebbles used is at most p log |C|p + p = O(p log
|C|
p ).
3.3 Simulation of Layered Circuits of Size s in Depth
O(
√
s log s)
We begin by the following lemma similar to Observation 2.1.3.
Lemma 3.3.1. Let C be a circuit of depth d, then there exists a tree-like circuit F
that computes the same function as C, and the pebbler can win the two-person game
on F with O(d) pebbles.
Proof. We first convert C to a tree-like circuit F as follows. Starting from the
output of C, if the two subcircuits of its two immediate children are not disjoint,
then we make copies of one of the subcircuit. Then we proceed inductively on the
two subcircuits until the circuit inputs are reached. The depth of F is d, same as the
depth of C. Now the pebbler simply pebbles the two predecessors of the challenged
vertex in each round. Then the number of pebbles used would be at most twice the
longest path in the tree-like circuit F , which is 2d.
The following theorem plays one-person pebble game on layered DAGs.
Theorem 3.3.2. [102] Let G be a layered DAGs of size s, and the degree of each
vertex is no more than d. Then any vertex of G can be one-person pebbled using√
8(d− 1)s pebbles.
The result is tight (depends on d) since Cook’s pyramid graph [25] can be
easily adapted to a layered DAG, which requires
√
s pebbles.
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We now present a corresponding result for the two-person pebble game. The
following lemma gives an adaptive strategy in the two-person pebble game for layered
circuits.
Lemma 3.3.3. Let C be a layered circuit of size s. Then C can be two-person peb-
bled in time O(
√
s log s). That is, the pebbler can win by using O(
√
s log s) pebbles.
Proof. First note that at any point in the game, we only need to consider the
subcircuit whose single output is the currently challenged node. Thus, in the proof
we can assume without loss of generality that the circuit C has only one output,
and that the first move of the challenger is to challenge the output gate.
Let L(0), . . . , L(d) be all the layers, where d is the depth of C, and L(i) is the
set of gates with height i. (See Definition 3.1.1 for the definition of height.) Note
that L(0) consists of the output gate. We say that a layer L(i) is large if |L(i)| > y
and small otherwise. We shall determine the value of y later.
The strategy of the pebbler has two phases. During the first phase, the
pebbler forces the challenger to go into a subcircuit between two small layers such
that every layer between the two small layers is large, or into a subcircuit such that
all nodes of the subcircuit belong to large layers. In the second phase, the pebbler
will win the game within that subcircuit.
During the first phase, the pebbler always pebbles a small layer Sα with
α > β, where Sβ is the layer where the challenged node resides in that round.
The pebbler continues this phase until the small layer Sα with α > β closest to
the challenged node is pebbled, or until there are no more such small layers. Note
that the pebbler pebbles the small layers S0, S1, . . . , Sm in a divide-and-conquer way
depending on the location of the challenged node in each round. Since there are at
most s small layers, the number of pebbles used in the first phase is at most ydlog se.
Phase I. Let S0, S1, . . . , Sm be the small layers numbered starting from the output.
Note that S0 = L(0) since L(0) contains only one gate. Define h(j) to be the height
of the gates in the jth small layer Sj . We shall define the strategy inductively.
At the beginning of the game (Round 1), the challenger challenges the output
node, which belongs to S0 = L(0).
Suppose that for r ≥ 1 at the beginning of Round r the challenger challenges
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a node w ∈ Sj . Note that since during Phase I pebbles are only placed on nodes in
small layers, the challenged node w belongs to a small layer in every round within
Phase I. We have three cases.
1. No small layer L(h(b)) = Sb with b > j exists. That is, every layer L(k) with
k > h(j) is a large layer. Then the pebbler continues with the second phase.
2. None of the small layers L(h(b)) = Sb with b > j is pebbled. The pebbler then
puts a pebble on each node of Sdm+j
2
e.
3. There exists a small layer L(h(b)) = Sb with b > j, such that all nodes in Sb
are pebbled, and none of the small layers between Sj and Sb is pebbled. The
pebbler then puts a pebble on each node of Sb b+j
2
c if b b+j2 c 6= b. If b b+j2 c = b,
then there are no small layers between Sj and Sb, and the pebbler continues
with the second phase.
Phase II. The pebbler’s strategy in the second phase is as follows: Suppose that
the challenger challenges node w in the beginning of the kth round for some k. Then
the pebbler puts pebbles on the two inputs of w, say u and v. In the (k+1)st round,
if the challenger stays on w, then the pebbler wins the game. On the other hand,
if the challenger challenges one of the inputs of w, without loss of generality say u,
then the pebbler puts pebbles on the two inputs of u in the (k + 1)st round. The
game continues inductively this way until at the beginning of pebbler’s move either
the currently challenged node w is an input of C, or the two immediate predecessors
of w are already pebbled. Thus the pebbler wins in the second phase.
Note that in this phase, the pebbler only spends at most two pebbles in each
round, and the two pebbles are put on nodes in large layers of C. Moreover, during k
rounds of the second phase, the pebbler pebbles nodes from k different large layers.
Since the number of large layers in C is at most sy , the second phase must terminate
in at most sy rounds. Thus, the number of pebbles used in this phase is at most
2s
y .
The total number of pebbles used throughout the game is at most p =
ydlog se + 2s/y. The minimum of this expression is p = 2√2sdlog se, achieved
when y =
√
2s
dlog se . This proves the lemma.
Theorem 3.3.4. Every layered Boolean circuit of size s can be simulated by a
layered Boolean circuit of depth O(
√
s log s) computing the same function.
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Proof. Follows immediately from Theorem 2.2.2 and Lemma 3.3.3.
3.4 Simulation of Synchronous Circuits of Size s in Depth
O(
√
s)
The following simple lemma was given in [146]. The results by McColl and Paterson
[95], and Gaskov [48] give stronger results. But for our purposes, this slightly weaker
bound is sufficient, and we include a simple proof for completeness.
Lemma 3.4.1. [146] For every function f : {0, 1}n → {0, 1}, there exists a syn-
chronous circuit of depth at most n+ log n+ 1 computing f .
Proof. The proof is based on considering any DNF of f . The terms can be computed
in parallel with depth at most log n+1, and the number of terms is at most 2n. This
gives the desired depth. Note that any circuit can be made synchronous without
increasing its depth.
Theorem 3.4.2. Every synchronous Boolean circuit of size s can be simulated by
a synchronous Boolean circuit of depth O(
√
s) computing the same function.
In the following proof, we use the property of synchronous circuits that given
any level LV (i), f is a function of exactly those functions computed at the gates in
LV (i). This property allows us to do function composition in terms of two circuits.
However, for layered circuits, inputs could be in the jth layer for j < i. Thus the
property no longer holds for layered circuits that are not synchronous.
Note that the notation LV stands for “levels”, while in the previous section
we used L for “layers”.
Proof. Let f be the function computed by C. (If C has more than one output, the
proof can be applied by considering each output function separately, and combine
the resulting small depth circuits.) Since C is synchronous, every level in C forms a
cut. Furthermore, given any level LV (i), f is a function of exactly those functions
computed at the gates in LV (i). We shall use this special property of synchronous
circuits to compute f by the composition of two circuits.
Let LV (0), LV (1), . . . , LV (d) be the levels in C, where d is the depth of C,
and LV (0) contains the inputs. Let y be an integer whose value will be determined
later. We say that a level LV (i) is small if |LV (i)| ≤ y and large otherwise.
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If C has many outputs, then it is possible that all the levels are large, but
then the depth of C is at most sy . Assume that C has at least one small level. Let
LV (k0) be the small level farthest from the output of C.
Now let g1, . . . , gm be the gates in LV (k0), and let γi be the function com-
puted at gi. As noted above, f is a function of γ1, . . . , γm. Let f = f
′(γ1, . . . , γm).
Then by Lemma 3.4.1, given γ1, . . . , γm as inputs, f
′ can be computed by a syn-
chronous circuit F of depth O(|LV (k0)|) = O(y).
Let C ′ be the multiple-output subcircuit of C with outputs g1, . . . , gm. That
is, C ′ consists of the levels LV (0), . . . , LV (k0) in C, where LV (k0) contains the
outputs of C ′. (If LV (k0) = LV (0), then C ′ consists of only one level, formed by
the inputs of C.) We use the outputs of C ′ as inputs for the circuit F . The resulting
combined circuit F ′ is a synchronous circuit computing f . Note that all the levels
LV (0), . . . , LV (k0 − 1) are large. Since there are at most sy large levels in C, the
depth of F ′ is at most O(y + sy ).
Thus, we obtain a synchronous circuit of depth at most O(y + sy ). Letting
y =
√
s, we can simulate C by a synchronous circuit of depth O(
√
s).
3.5 Two-Person Pebble Game on Circuits with Small
Separators
For the one-person and two-person pebble games, we shall present a divide-and-
conquer strategy that relates the separator size to the number of pebbles used in
each game. The idea was implicitly used in the one-person pebble game [102] [83]
and the two-person pebble game [34] [141]. Same idea was also applied on graph
layout problems of VLSI [136].
Theorem 3.5.1. Let G = (V,E) be a DAG that has separators of size h(). Let
n = |V |. Then to pebble any node of G in the one-person pebble game takes
O
dlogne∑
i=0
h
(
(
2
3
)in
) .
pebbles.
Proof. We define the pebbling strategy inductively. If G has only one node, then
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pebble that node directly. Now let v ∈ G be the node we want to pebble. The
strategy has two phases. In the first phase, let H be the subDAG with v as sink
and the subset of the source of G that v depends on topologically as H’s source.
Let S be the separator of H. Since G has separators of size h(), S is guaranteed
to exist. We now pebble each node w ∈ S. We do this by applying the strategy
recursively on the subDAG H ′ with w as its sink. The source of H ′, however, could
be the source of H or those nodes in S that are already pebbled (or both). We
shall choose nodes as the source of H ′, such that, every path from the source to the
sink does not contain any node in S, except the source itself. Also, once a node S
is pebbled, we immediately remove all pebbles except those on the separator, and
continue pebbling the next node in the separator. So at the end of the first phase,
every node in S is pebbled.
In the second phase, let H ′ be the subDAG of G with v as sink. For the
source of H ′, we choose those nodes such that every path from the source of H ′ to v
does not contain any node from S, except the source nodes themselves. We confine
the pebble game within H ′ in this phase. Since the separator of G is pebbled, we
are allowed to recursively apply the strategy in H ′ until v is pebbled. Notice that
in both phases, we can apply the strategy recursively in the respective subDAG
because G has separators of size h().
Let p(|V |) be the maximum number of pebbles needed to pebble any node
of G. We have p(1) = 1 in the base case. For the first phase in the induction step,
notice that to pebble the separator S = {w1, . . . , wm}, the maximum number of
pebbles on the graph is at most
max{p(|V1|), 1 + p(|V2|), 2 + p(|V3|), . . . , h(|V |) + p(|Vm|)},
respectively, where Vi is the set of nodes of the ith subDAG considered in the first
phase. So it takes at most h(|V |) + p(23 |V |) number of pebbles in the first phase.
For the second phase, the maximum number of pebbles on the graph includes
the pebbled separator, and those pebbles needed to pebble v. So the maximum
number of pebbles on the graph is at most h(|V |) + p(23 |V |). Together with the first
phase, we obtain the following recursion,
p(1) = 1, p(|V |) ≤ h(|V |) + p(2
3
|V |).
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Use the induction hypothesis to solve the equation. Then we have
p(|V |) = O
dlog |V |e∑
i=0
h
(
(
2
3
)i|V |
) .
Theorem 3.5.2. Let C = (V,E) be a Boolean circuit such that C has separators of
size h(), where h(t) = o(t). Then C can be two-person pebbled in time
O
dlog3/2 |V |e∑
i=0
h
(
(2/3)i |V |
) .
Proof. Let p(|V |) be the number of pebbles required by the pebbler to win in the
two-person pebble game on C. In each round, the pebbler will separate C into
two subDAGs to see which subDAG the currently challenged node belongs to, and
then recurse on that subDAG. Notice that in general, both components may contain
several disjoint subcomponents.
We now define the strategy recursively. If C has only one node, then the
pebbler wins immediately after the challenger’s initial move. Now suppose that the
challenger puts a challenge on a node g ∈ C. Then the pebbler places pebbles on
the nodes of some appropriately chosen separator S of C1, where C1 is the unique
maximal subcircuit of C with g as its output. Let i ≥ 1. There are two cases in the
(i+ 1)th round.
1. The challenger re-challenges g. Let Si be the separator of Ci chosen in the ith
round. Let Ci+1 be the unique maximal subcircuit of Ci with g as its output,
such that the inputs of Ci+1 are some inputs of Ci upon which g depends, or
some nodes in the separator Si, and the underlying undirected graph of Ci+1
is connected. Furthermore, we require that every path from the inputs of Ci+1
to g does not contain any node in Si. Then the pebbler applies this strategy
recursively, and in the next round, looks for an appropriate separator of Ci+1.
2. The challenger puts a new challenge on a node w ∈ S. Let Ci+1 be defined
as above, but with w as its output. Then, as above, the pebbler applies this
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strategy recursively.
Let Ci1 and Ci2 be the two subDAGs of Ci defined by the separator Si. Note
that Ci1 and Ci2 might be disconnected, but we defined Ci+1 to be a connected
subcircuit of either Ci1 or Ci2. We claim that the pebbler will win after at most
O(log |V |) rounds. To see this, notice that after the first round, the challenger can
only challenge a node that has just been challenged, or a node in the separator. So
the challenged node is restricted to either Ci1∪Si or Ci2∪Si that have sizes at most
(23 + o(1))|Ci| because by assumption C has separators of size h() and h(t) = o(t).
This also implies that the size of Ci+1 is at most (
2
3 + o(1))|Ci|, and the game must
terminate in at most O(log |V |) rounds.
For the number of pebbles used, we have the following recursion:
p(1) = 0, p(|Ci|) ≤ h(|Ci|) + p
((
2
3
+ o(1)
)
|Ci|
)
.
Solving the above recursion yields
p(|V |) = O
dlog3/2 |V |e∑
i=0
h
(
(2/3)i |V |
) .
Here is the simplified version of the above two theorems.
Corollary 3.5.3. Let G = (V,E) be a DAG that has separators of size h(). Then
the followings are true.
1. In the one-person pebble game, it takes at most O(h(|V |) log |V |) pebbles to
pebble any node.
2. In the two-person pebble game, the pebbler can win the game in time O(h(|V |) log |V |).
Proof. Note that h(n) is non-increasing when n gets smaller, because we do not
need larger separators to divide a smaller circuit. So we have
h
(
(
2
3
)i|V |
)
≤ h(|V |) for all i ≥ 0.
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Hence we have
O
dlog |V |e∑
i=0
h
(
(
2
3
)i|V |
) = O(h(|V |) log |V |).
3.6 Simulation of Circuits with Small Separators
Theorem 3.5.2 gives the following corollary.
Corollary 3.6.1. Let C be a bounded fanin circuit of size s and C has separators
of size h(). Then we have following simulations.
1. There exists an equivalent tree-like bounded fanin circuit F of depth
O
dlog se∑
i=0
h
(
(
2
3
)is
) .
2. There exists an equivalent tree-like unbounded fanin circuit F ′ of depth O(log s),
and the fanin of F ′ is bounded by 2O(h(s)).
3. There exists an equivalent tree-like semi-unbounded fanin circuit F ′′ of depth
O(log s log h(s)), and the fanin of F ′′ is bounded by 2O(h(s)).
Proof. The first claim follows immediately from Theorem 3.5.2 and Theorem 2.2.2.
Now notice that the maximum number of pebbles used in each round is O(h(s)),
and the pebbler can win the game in O(log s) rounds. The second and the third
claims then follow from Theorem 2.1.4.
Given a Boolean function, we can construct a constant-depth, unbounded
fanin circuit from its DNF representation. However, the fanin of the circuit is
exponential in the input length. The first and the second claims show that the
separator size not only reduces the depth, but the fanin as well.
Now we state several corollaries followed from the pebbling strategy based
on separators. The first result is an alternative proof for Spira’s theorem [129]
(Theorem 1.2.3).
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Proof. Since F is a tree and any weakly-connected subgraph of a tree is still a tree,
F has a 1-separator by Theorem 2.4.5. The result follows from Corollary 3.6.1.
Corollary 3.6.2. Given a bounded fanin planar circuit C of size s, then we have
the following simulations of C.
1. There exists a bounded fanin planar circuit F of depth O(
√
s) that computes
the same function.
2. There exists an unbounded fanin planar circuit F of depth O(log s) and fanin
2O(
√
s) that computes the same function.
3. There exists a semi-unbounded fanin planar circuit F ′ of depth O(log2s) and
fanin 2O(
√
s) that computes the same function.
Proof. Follows immediately from Theorem 2.4.6, Corollary 3.6.1, and the observa-
tion that any subgraph of a planar graph is still planar.
This improves the previous known best result, that any planar circuit of size
s can be simulated by a circuit of depth s/ log s.
Cook [25] showed that the pyramid graph needs Ω(
√
s) pebbles in the one-
person pebble game. Together with Theorem 2.1.5 and Corollary 3.6.2, the pyramid
graph gives a tight θ(
√
s) bound on the number of pebbles needed to win the two-
person pebble game on planar graphs.
By cylindrical circuits, we refer to those circuits that can be embedded on the
cylinder such that no two wires cross. Cylindrical circuits were studied by Hansen,
Miltersen, and Vinay [56], and Limaye, Mahajan,and Sarma [80]. Since cylindrical
and planar circuits can be transformed to each other by homeomorphisms, our
previous results also apply to cylindrical circuits.
Corollary 3.6.3. Given a cylindrical bounded fanin circuit C of size s, we have the
following simulations of C.
1. There exists a bounded fanin tree-like circuit F of depth O(
√
s) that computes
the same function.
2. There exists an unbounded fanin tree-like circuit F of depth O(log s) and fanin
2O(
√
s) that computes the same function.
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3. There exists a semi-unbounded fanin tree-like circuit F ′ of depth O(log2 s) and
fanin 2O(
√
s) that computes the same function.
From Theorem 2.4.7, we also have similar results for circuits with bounded
genus.
Corollary 3.6.4. Given a bounded fanin circuit C of size s and genus g, we have
the following simulations of C.
1. There exists a bounded fanin tree-like circuit F of depth O(
√
gs) that computes
the same function.
2. There exists an unbounded fanin tree-like circuit F of depth O(log s) and fanin
2O(
√
gs) that computes the same function.
3. There exists a semi-unbounded fanin tree-like circuit F ′ of depth O(log s(log g+
log s)) and fanin 2O(
√
gs) that computes the same function.
If a graph G does not have Kk as its minor, neither can any subgraph of G.
So G has separators of size h(), where h(t) = O(k3/2t1/2). From Theorem 2.4.8, we
also have similar results for circuits with excluded-minors.
Corollary 3.6.5. Given a bounded fanin circuit C of size s and has no Kh as a
minor, we have the following simulations of C.
1. There exists a bounded fanin tree-like circuit F of depth O(k
3
2 s
1
2 ) that computes
the same function.
2. There exists an unbounded fanin tree-like circuit F of depth O(log s) and fanin
2O(k
3/2s1/2) that computes the same function.
3. There exists a semi-unbounded fanin tree-like circuit F ′ of depth O(log s(log k+
log s)) and fanin 2O(k
3/2s1/2) that computes the same function.
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Chapter 4
Generalization of Spira’s
Theorem
In Chapter 3, we showed how to simulate circuit size by circuit depth using the two-
person pebble game. However, the circuit families generated by the pebble game
is not uniform. In this chapter, we focus on the problem of generating uniform
simulating circuit families. That is, we want to generate the circuit descriptions of
the simulating circuits in small space. For circuits with constant-size segregators
or separators, the descriptions of the simulating circuits can be generated in space
O(log2 s). We also note that our simulation works for any circuit, and if the cir-
cuit has a segregator of size f(s), we obtain a simulating circuit of depth at most
O(f(s) log s), whose circuit description can be generated in space O(f(s) log2 s).
Furthermore, the value f(s) does not have to be provided in advance.
We also observe that a variant of our technique can be applied to monotone
circuits. In particular, any monotone circuit of size s that has separator or segregator
of size f() can be simulated by a monotone circuit of depth O(f(s) log s), and
the description of the simulating circuit can be generated in space O(f(s) log2 s).
This generalizes Wegener’s result [145], which showed that Spira’s theorem [129]
(Theorem 1.2.3) is still true for monotone formulas.
One major advantage of a uniform simulating circuit family is that we can
use it to solve the Circuit Value Problem in small space. See Chapter 5 for details.
Most of the results in this chapter can be found in Ga´l and Jang [46].
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4.1 A Generalization of Spira’s Theorem for Boolean
Circuits with Small Segregators or Separators
By Lemma 2.4.4, if the circuit has separators of size f(), then it must also have
segregators of size f(). Therefore in the following we will focus on circuits with
small segregators.
We state and prove the following generalization of Spira’s theorem for the
basis {∧,∨,¬} with fanin at most 2. It is easy to see that Theorem 4.1.1 can be
generalized to Boolean circuits over arbitrary complete basis with bounded fanin,
since any complete basis can implement the selector used in expression (4.1).
Theorem 4.1.1. Any Boolean circuit of size s with segregators of size f() can be
simulated in depth O(f(s)) if f(s) = Ω(sε) for some constant ε > 0, and in depth
O(f(s) log s) otherwise.
Proof. The construction is defined recursively. Let U = {u1, . . . , up} be the segre-
gator of C with size p ≤ f(s). Let C1, . . . , Cp be the subcircuits of C corresponding
to the nodes of the segregator, that is the node uj is the output of the subcircuit
Cj , for j = 1, . . . , p. Let gj be the Boolean function computed by Cj . Let v be the
output node of the circuit C, and let Cˆ be the circuit with output node v, obtained
from C by replacing the nodes in U by new variables y1, . . . , yp. Thus, if the original
circuit C has n variables, then Cˆ may have up to p+n variables. It is possible that
Cˆ has less than p+n variables, if some of the original inputs get disconnected from
the output v after removing the nodes of the segregator from the circuit.
We enumerate all Boolean vectors c ∈ {0, 1}p. Let ci = 〈ci,1, ci,2, . . . , ci,p〉
be the ith Boolean vector of length p, for i = 1, . . . , 2p, according to some fixed
ordering. Let Cˆi be the circuit obtained from Cˆ by fixing the values of the variables
y1, . . . , yp to the bits ci,1, . . . , ci,p, respectively. Let hi : {0, 1}n → {0, 1} be the
Boolean function computed by the circuit Cˆi.
Then, the Boolean function computed by the circuit C can be represented
using the following expression:
2p∨
i=1
hi ∧ p∧
j=1
((gj ∧ ci,j) ∨ (¬gj ∧ ¬ci,j))
 (4.1)
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To see that expression (4.1) is indeed the function computed by C, note that
on each input x, exactly one of the functions Hi evaluates to 1, where Hi is defined
by
Hi =
p∧
j=1
((gj ∧ ci,j) ∨ (¬gj ∧ ¬ci,j)) .
For a given input x ∈ {0, 1}n, let vx = 〈g1(x), g2(x), . . . , gp(x)〉 ∈ {0, 1}p. Notice
that Hi(x) is nonzero if and only if vx = ci. Finally, note that C(x) = hi(x) when
vx = ci.
Next we will represent the functions hi for i = 1, . . . , 2
p and gj for j =
1, . . . , p. We could proceed with a straightforward recursion, if we could claim that
each subcircuit C1, . . . , Cp and each circuit Cˆi for i = 1, . . . , 2
p has size at most 2s/3.
In fact, we do know that every subDAG of the underlying DAG of C with the nodes
of U removed has size at most 2s/3. However, the output node of the subcircuit
Cj is uj , and uj is a member of the segregator U . Note that the underlying DAGs
of the circuits Cˆi are identical (they only differ from each other in the substituted
constants), and their output node v is the output node of the “original” circuit C.
The node v may or may not participate in the segregator. If the node v participates
in the segregator, then the functions hi are constants and the recursion stops.
We can compute the function gj (computed at gate uj) by an additional gate
if we compute the functions computed at the two children of the gate uj . If none of
the children participates in the segregator, then we know that their subcircuits must
have size at most 2s/3. However, it is possible that children of segregator nodes are
also included in the segregator. Let Sj be the set of nodes in the segregator, that are
predecessors of uj , such that there is a path from each of them to uj that consists
only of segregator nodes. We also include uj in Sj . That is, Sj forms a subcircuit
with output uj that consists of segregator nodes. Let Bj be the “boundary” of Sj
formed by nodes that are not in the segregator, that is, Bj contains the children of
the nodes in Sj that are not included in the segregator. Then we can compute the
function gj from the functions computed at the nodes in Bj (these can be computed
by subcircuits of size at most 2s/3) with an additional set of gates corresponding to
the segregator nodes in Sj . Since |Sj | ≤ p, this takes additional depth at most p.
To summarize, we can compute the functions hi and gj , by first computing in
parallel the functions corresponding to all subcircuits after removing the nodes of the
46
segregator. We know that each such subcircuit has size at most 2s/3, and we can use
our construction recursively on these smaller size circuits. Then we finish computing
every function hi and gj we need, by adding the gates corresponding to the nodes
participating in the segregator. This will take at most an additional p ≤ f(s) depth.
Then we can compute the function computed by C by expression (4.1). This takes
at most an additional p+ dlog(p+ 1)e+ 3 = O(f(s)) depth. Thus, in each iteration,
we increase the depth by at most O(f(s)). Since the size is reduced by a constant
factor in each iteration, we are done after O(log s) steps. More precisely, the depth
of the final circuit is O
(∑dlog3/2 se
i=0 f
(
(2/3)i s
))
. Thus the depth of the final circuit
is O(f(s)) if f(s) = s for some constant  > 0, or O(f(s) log s) otherwise.
Theorem 4.1.2. The class of languages decided by non-uniform families of polynomial-
size circuits with constant-size segregators equals non-uniform NC1.
Proof. Immediately follows from Theorem 4.1.1.
Robertson and Seymour [116] showed that if a graph has treewidth k, then
the graph also has separator size O(k). Together with Lemma 2.4.4 and Theo-
rem 4.1.2, a polynomial-size circuit with treewidth k can be simulated in depth
O(k log n). This improves a result in [63], which showed that Boolean circuits of
size nO(1) and treewidth k can be simulated in non-uniform depth O(k2 log n). We
refer interested readers to [32] and [38] for more background on treewidth.
4.1.1 A Generalization of Spira’s Theorem for Monotone Circuits
with Small Segregators or Separators
In this section we consider monotone circuits, i.e. circuits over the basis {∧,∨} with
fanin 2. Wegener [145] proved Theorem 1.2.3 for monotone Boolean formulas. The
following theorem generalizes his result to monotone circuits with small segregators.
Theorem 4.1.3. Any monotone Boolean circuit C of size s with segregators of size
f() can be simulated by a monotone Boolean circuit in depth O(f(s)) if f(s) = Ω(sε)
for some constant ε > 0, and in depth O(f(s) log s) otherwise.
Proof. We first give a monotone version of expression (4.1), and the rest of the proof
follows from the proof for Theorem 4.1. As in the previous section, we enumerate
all Boolean vectors c ∈ {0, 1}p. Let ci = 〈ci,1, ci,2, . . . , ci,p〉 be the ith Boolean vector
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of length p, for i = 1, . . . , 2p, according to some fixed ordering. We assume that
the c1 is the all-zero vector. Let Cˆi be the circuit obtained from Cˆ by fixing the
values of the variables y1, . . . , yp to the bits ci,1, . . . , ci,p, respectively, where Cˆ and
y1, . . . , yp are defined as in the proof of Theorem 4.1.1. Let hi : {0, 1}n → {0, 1} be
the Boolean function computed by the circuit Cˆi. Let Gi be defined as follows for
i ≥ 2:
Gi =
∧
1≤j≤p
ci,j=1
gj .
We claim that the function computed by C can be represented by the fol-
lowing expression:
h1 ∨
2p∨
i=2
(hi ∧Gi) = h1 ∨
2p∨
i=2
hi ∧ ∧
1≤j≤p
ci,j=1
gj
 . (4.2)
To prove this claim, first we define a relation < on Boolean vectors of length
p: given cu = 〈cu,1, cu,2, . . . , cu,p〉 and cv = 〈cv,1, cv,2, . . . , cv,p〉, cu < cv iff cu,k ≤ cv,k
for all 1 ≤ k ≤ p, and cu,r < cv,r for some 1 ≤ r ≤ p.
Let wx = 〈g1(x), g2(x), . . . , gp(x)〉 ∈ {0, 1}p. Notice that if wx = ci, then
Gi(x) = 1. On the other hand, for any vector ck such that wx < ck or wx is not
comparable to ck, Gk(x) = 0. This can be proved by the following argument. If
ci < ck, then there exists an l such that ci,l < ck,l. Then gl(x) = ci,l = 0, which
implies that Gk(x) = 0. If ci and ck are not comparable, then there must also exist
an l such that ci,l = 0 but ck,l = 1. Thus gl(x) = 0 and Gk(x) = 0. This implies
that on a given x ∈ {0, 1}n, expression (4.2) evaluates to
h1(x) ∨
∨
2≤k≤2p
ck<wx
(hk(x) ∧Gk(x)).
Since C is monotone, ck < ci implies hk(z) ≤ hi(z) for all z ∈ {0, 1}n. Note
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also that since wx = ci, Gk(x) ≤ Gi(x) = 1 for any k. Therefore we have
h1(x) ∨
∨
2≤k≤2p
ck<ci
(hk(x) ∧Gk(x))
= h1(x) ∨ (hi(x) ∧Gi(x))
= h1(x) ∨ hi(x)
= hi(x) since c1 < ci (4.3)
Recall that C(x) = hi(x) when wx = ci.
4.2 Finding Minimum Size Segregators in Small Space
4.2.1 Segregators of Directed Acyclic Graphs
In this section, we give a space-efficient algorithm to find a minimum size segregator
in arbitrary directed acyclic graphs.
We will use the following space-efficient algorithm for reachability in directed
graphs by Savitch [123], to count the number of predecessors of a given node.
Theorem 4.2.1. [123] Given a directed graph G on s nodes and two nodes u, v ∈ G,
there exists a deterministic Turing machine that decides if there is a path from u to
v in G using space O(log2 s).
Lemma 4.2.2. Let G be a DAG with s nodes. There exists a deterministic Turing
machine M such that, on input G, if G has a segregator of size f(s), then M outputs
a segregator of G of size at most f(s) using space O(f(s) log s+ log2 s).
Proof. We first define a Turing machine M1 that takes G and a node v ∈ G as
input, and computes the number of predecessors of v in G, i.e. the number of nodes
u such that there exists a directed path from u to v in G. In the beginning M1
initializes a counter to 1. Then M1 uses Theorem 4.2.1 to check, one-by-one, for
each node u ∈ G \ {v} if there is a directed path from u to v in G. For each node
u ∈ G \ {v} such that v is reachable from u, the counter is incremented. The space
used to check the reachability of v from u is reused when checking for reachability
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from the next node in G \ {v}. Thus M1 uses O(log2 s) space and computes the size
of the subDAG with v as the root.
We now define M in Lemma 4.2.2 as follows. First M enumerates integers
k such that 1 ≤ k ≤ s in increasing order. For a fixed k, M enumerates subsets W
of size k of the nodes in G in lexicographic order. For a given W , for every node
u ∈ G \W , let G(u) denote the set of predecessors of u in G \W . That is, G(u) is
the subDAG in G \W with u as its root. M uses M1 to compute |G(u)|. If there
exists one node u ∈ G \W such that |G(u)| > 23s, then M continues to the next
W , or the next k if every W of the current size has been already checked. Also,
every time before continuing to the next W or the next k, M clears unnecessary
information from the work tape.
We now argue that M will find a segregator of the smallest size. Observe
that the set of nodes of G is a segregator of size s, so M is guaranteed to find a
segregator. Since we try every k in increasing order, and we check for every subset
W of size k whether or not it is a segregator, it is guaranteed that we will find a
segregator of the smallest possible size in G.
We now argue that M only uses O(f(s) log s+log2 s) space. The description
of G can be read using a counter of size O(log s). The enumeration and the storing
of W both take O(k log s) = O(f(s) log s) space. The computation of |G(u)| takes
O(log2 s) space since M1 uses O(log
2) space. Thus the space complexity to find a
segregator of smallest size is O(f(s) log s+ log2 s).
Note that in the proof for Lemma 4.2.2, the input of M consists of only the
description of the graph. M does not know the value of f(s) in advance. Also, by
Lemma 2.4.4, for graphs with separators of size k, the algorithm in Lemma 4.2.2
will also find a segregator of size at most k.
4.2.2 Segregators of Uniform Circuits
Intuitively, Lemma 4.2.2 seems to apply directly to circuits since circuits are also
DAGs. However, the input of the Turing machine that has to generate the circuit Cn
for a uniform family of circuits, is the unary representation of n (1n), so the graph
of the circuit Cn is not available directly. Since we want to generate the segregator
using small space, we cannot store the description of Cn on the work tapes. As it
is standard in such situations, we will generate the description of Cn as needed for
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the machine in the proof of Lemma 4.2.2, but never store the complete description.
We then have the following lemma.
Lemma 4.2.3. Let C be a h(n)-space uniform family of circuits. Let Cn ∈ C be the
Boolean circuit in the family with n inputs, and assume that Cn has size s = s(n)
and a segregator of size f(s). Then there exists a deterministic Turing machine
Mˆ that on input 1n, outputs a segregator of Cn of size at most f(s) using space
O(h(n) + f(s) log s+ log2 s).
As in the case for directed graphs, for circuits with separators of size f(s),
the algorithm in Lemma 4.2.3 will also find a segregator of size at most f(s).
4.3 Making the Generalization of Spira’s Theorem Uni-
form: Generating the Simulating Circuits in Small
Space
Let v be any node and Z be any set of nodes in the underlying graph of a circuit Cn.
We denote by Cv,Z the circuit obtained from the subcircuit Cv of Cn with output v
by replacing every node in Z that participates in Cv by a new input variable.
Lemma 4.3.1. Let C be a h(n)-space uniform family of circuits. Let Cn ∈ C be the
circuit with n inputs in the family, and assume that Cn has size s = s(n). Let v be
any node and Z be any set of nodes in the underlying graph of Cn. Then there exists
a Turing machine M2 such that on input 1
n, v and Z, M2 outputs the description
of the circuit Cv,Z . Furthermore, M2 runs in space O(h(n) + log
2 s).
Note that if Z = ∅, or if Z does not contain any predecessors of v then Cv,Z
is simply the subcircuit Cv. Similarly to the circuit Cˆ in the proof of Theorem 4.1.1,
if the size of Z is r, and Cv depends on n
′ input variables, then Cv,Z may have up
to n′ + r variables. If v ∈ Z, then Cv,Z is simply a new variable.
Proof. Let M1 be the Turing machine that on input 1
n generates the description of
Cn using space O(h(n)). M2 will use M1 to generate information about the circuit
Cn as needed. As before, the full description of Cn will never be stored. M2 will
use Theorem 4.2.1 to check if a given node is part of the subcircuit Cv, using space
O(log2 s). As before, space can be reused when checking for a new node. Note that
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the size of the set Z can be larger than the size of the subcircuit Cv, but it will be
at most s, which is the size of the whole circuit Cn. M2 will need to work with a
counter of size log |Z|, but log |Z| < log2 s.
Lemma 4.3.2. Let C be a h(n)-space uniform family of circuits. Let Cn ∈ C be the
circuit with n inputs in the family, and assume that Cn has size s = s(n). Let v be
any node and Z be any set of nodes in the underlying graph of Cn. Also assume that
Cn has segregators of size f(). Then there exists a Turing machine M3 such that
on input 1n, v and Z, M3 outputs a minimum size segregator of Cv,Z using space
O(h(n) + f(s) log s+ log2 s).
Proof. Let M2 be the Turing machine in Lemma 4.3.1 that generates the description
of Cv,Z in space O(h(n) + log
2 s). Let M be the Turing machine in the statement
of Lemma 4.2.2, that takes a directed graph G as input, and outputs a minimum
size segregator of G. The machine M3 will simulate M on the underlying directed
graph of Cv,Z . However, as before, the full description of the graph will never be
stored. Instead, whenever M3 needs some information about the graph, it lets M2
run, (without recording its output), until the required information is generated. The
size of the subcircuit Cv,Z is s
′ ≤ s. Since Cn has segregators of size f(), we know
that Cv,Z has a segregator of size f(s
′). Recall that M always finds a minimum size
segregator, thus it will find a segregator of size f(s′) ≤ f(s). Since M runs in space
O(f(s) log s+ log2 s), the total space used will be O(h(n) + f(s) log s+ log2 s).
Now we are ready to prove a uniform version of Theorem 4.1.1.
Theorem 4.3.3. Let C be an h(n)-space uniform family of Boolean circuits. Let
Cn ∈ C be the Boolean circuit on n inputs with size s = s(n). Suppose that Cn has
segregators of size f(). Let g(s) = f(s) if f(s) = Ω(sc) for some constant c > 0
and f(s) log s otherwise. Then C can be simulated by a O(h(n) + g(s) log s)-space
uniform family of Boolean circuits of depth O(g(s)).
Proof. We show that the construction in the proof of Theorem 4.1.1 can be generated
by a machine M∗ within the appropriate space bounds. M∗ on input 1n will output
the description of the depth O(g(s)) circuit simulating the circuit Cn ∈ C.
M∗ generates the simulating circuit essentially as described in the proof of
Theorem 4.1.1. In each step of the recursion, M∗ has to do the following:
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1. Find a segregator S of the current subcircuit, and store the list of nodes of S
in workspace.
2. Find and store the list of nodes that participate in B = ∪|S|j=1Bj . Note that
a given node may belong to Bj for more than one j, but | ∪|S|j=1 Bj | ≤ 2|S|,
since Bj contains only children of segregator nodes. Thus, if |S| = p, it takes
O(p log s) space to store the list of nodes in B. We can generate this list
using Mˆ1, where Mˆ1 is the Turing machine that on input 1
n generates the
description of Cn using space O(h(n)). We will run Mˆ1 several times, reusing
space, and never store the full description of the circuit, as discussed before.
For finding the set Bj , we have to find the set Sj and store it until we are
finished generating Bj . For each j this takes O(p log s) workspace. We reuse
this space when we move on to the next j. For each node of Bj that we find,
we check if we have already added it to the list, so the full list B takes at most
O(p log s) workspace to store.
3. Output the description of the part of the circuit that corresponds to the current
subcircuit. This is based on the expression (4.1), and the sets Bj and Sj . We
produce the description of the part of the circuit to compute gj , while we have
Bj and Sj stored in memory. We reuse space when we move on to the next j.
Recall that the output is not part of the space bound. (We do keep S and the
full list B until the end of processing the subcircuit, and maybe longer as we
see below.)
The recursion will continue to process the subcircuits Cˆi (functions hi) de-
fined in the proof of Theorem 4.1.1, and the subcircuits of the nodes in B. Recall
that each of these subcircuits has size at most 2/3 of the last subcircuit. The re-
cursion stops when a subcircuit is either constant or an input variable. We need a
counter of size p to enumerate the Boolean vectors substituted, and to enumerate
the functions hi, for i = 1, . . . , 2
p.
We reuse space as we proceed to the next recursive step. However, to be
able to proceed with the recursion, we need to retain some information about the
segregators S, the sets B and list of values substituted for segregator nodes from
previous recursive steps to be able to generate and process the current subcircuits.
We process the subcircuits similarly to a depth first search in the recursion tree,
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starting with the subcircuits corresponding to the set B and leaving the subcircuit
for the functions hi for last. Recall that there is only one subcircuit to consider for
the functions hi, they just differ in the values of constants substituted.
We keep S, B and list of values substituted for nodes in S from previous
steps along the current path in the recursion tree. Since there are log s stages of the
recursion, at any point we keep at most log s segregators with their corresponding
set B and list of values. This takes O(
∑log s
i=1 f(s/2
i) log s) = O(g(s) log s) space.
At the first iteration, we simply use the machine Mˆ from Lemma 4.2.3 to
find a segregator. Now we describe how to find a segregator of the current subcircuit
during the recursion. To find a segregator for the subcircuits with outputs in the
sets B described above, we use M3 with input 1
n, u where u is the output of the
subcircuit, and Z = ∅. (For processing the subcircuits corresponding to nodes in the
sets B we do not need to worry about the segregators that we stored from previous
levels of the recursion.) For the subcircuits Cˆi (functions hi) we use M3 with input
1n, v, where v is the output node of the subcircuits Cˆi (recall that they have the
same output node, they only differ in the constants substituted), and Z where Z is
the union of all the segregators currently stored.
In each step of the recursion, M3 finds the current segregator in at most
h(n) +O(log2 s+ f(s) log s) space by Lemma 4.3.2. Note that after each invocation
of Lemma 4.3.2, its workspace can be reused.
Thus on input 1n, the space used to construct the new circuit is at most
O(h(n) + log2 s+ g(s) log s) = O(h(n) + g(s) log s) since g(s) = Ω(log s).
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Chapter 5
Circuit Value Problem
In Chapter 4, we gave uniform simulating circuit families for circuits with small
separators or segregators. That is, we give a space-efficient algorithm to generate
the circuit description of the simulating circuit families. One application is to solve
the Circuit Value Problem in small space. The Boolean Circuit Value Problem is
defined as follows: given the description of a circuit C and an assignment x to the
variables of C, compute the value of the output of the circuit C evaluated on the
assignment x. It is not known if the general Circuit Value Problem, which is P -
complete, can be solved in o(n/ log n) space. In this chapter, we consider the Circuit
Value Problem for three circuit families: planar, layered, and synchronous circuits.
It is known that these variants of the Circuit Value Problem are all P -complete. See
[53] and [54].
First we solve the Planar Circuit Value Problem in O(
√
n log n) space using
Theorem 4.3.3. Then we show that the Layered Circuit Value Problem and the
Synchronous Circuit Value Problem can be solved in O(
√
n) space. For layered
circuits and synchronous circuits, we use different techniques to solve the Circuit
Value Problem, since we no longer have uniform simulating circuit families for them.
See Section 5.2 for details.
5.1 CVP for Planar Circuits is in SPACE(
√
n log n)
As an application of Theorem 4.3.3, we obtain a bound on the space complexity of
the Circuit Value Problem for Boolean circuits with small segregators (or separa-
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tors).
Theorem 5.1.1. The Boolean Circuit Value problem for circuits that have size s
and segregators (or separators) of size f(s) is in SPACE(f(s) log s) if f(s) = Ω(sε)
for some constant ε > 0, and SPACE(f(s) log2 s) otherwise.
Proof. Let g(s) = f(s) if f(s) = Ω(sε) for some constant ε > 0, and g(s) = f(s) log s
otherwise. Since the description of C is given in the input, by the proof of Theo-
rem 4.3.3, using O(g(s) log s) space, we can generate a circuit C ′ of depth O(g(s))
that simulates C. Then we can evaluate C ′ in the given assignment using the argu-
ment of Theorem 1.2.1 using space O(g(s)).
Theorem 5.1.1 immediately implies the following theorem.
Theorem 5.1.2. The Boolean Circuit Value problem for circuits with constant-size
segregators (or separators) is in SPACE(log2 n).
Theorem 5.1.3. The Planar Circuit Value Problem is in SPACE(
√
n log n).
Proof. Immediately follows from Theorem 2.4.6 and Theorem 5.1.1.
5.2 CVP for Layered Circuits and Synchronous Circuits
is in SPACE(
√
n)
In the following we consider the Layered Circuit Value Problem and the Synchronous
Circuit Value Problem. We first show that the Layered Circuit Value Problem can
be solved in O(
√
s) space. By Lemma 3.1.7, every synchronous circuit is layered.
It then follows that the Synchronous Circuit Value Problem can be also solved in
O(
√
s) space.
Recall the definitions of height, layer, and layered circuits in Section 3.1.
In the followings we assume that a layered circuit has one output unless stated
otherwise.
Lemma 5.2.1. Given the description of a layered Boolean circuit C of size s, and
any gate g in C, the height of g can be computed in O(log s) space.
Proof. We define the following Turing machine M . M follows a path starting from
g until it reaches the output of C. This can be done by scanning the description of
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C to see which gates in C have g as a child. If the gate g has fanout more than 1,
M chooses arbitrarily which parent of g to visit next, say for example the first such
gate in the description. Once a parent of g is found, say h, we let h be the current
gate and repeat the above process. M also counts the number of edges in the path
and outputs that number when the output gate is reached. It is easy to see that M
computes the height of g, since all paths from the gate g to the output of C have
the same length. M uses O(log s) space since it only needs to remember the name
of the current gate along the path and a constant number of counters using O(log s)
space for each.
Lemma 5.2.2. Let C be a layered Boolean circuit of size s and height h. Let
0 ≤ i < j ≤ h be two integers. Let g be any gate in the ith layer, and let C(g, j)
be the subcircuit of C whose output is g, and whose inputs are all the gates in the
jth layer that are connected to g by a path to g, and those circuit inputs that have
a parent gate in layers i, . . . , j − 1. Then given the description of C, g, and j, the
description of C(g, j) can be computed in O(log2 s) space.
Proof. We now define a Turing machine M∗. We are going to produce a description
of C(g, j) according to Definition 1.1.2. First we list those circuit inputs that are
participating in the subcircuit. Then we list the names of those gates u in the jth
layer that serve as inputs to C(g, j). We use Lemma 5.2.1 to check if a given gate
is in the jth layer. We can use Savitch’s theorem [123] (Theorem 4.2.1) to test if a
given circuit input or a given gate u is connected to g by a path.
Next for k = j − 1 to 0, M∗ generates the quadruples of the gates in the kth
layer. For a given k, M∗ scans the description of C, and for each gate v ∈ C, first
check if v is in the kth layer and then check if v is connected to g. If yes, then M∗
writes the quadruple corresponding to gate v to the output tape. It is clear that
M∗ uses O(log2 s) space.
Notice that the above algorithm can be easily modified such that it outputs
the description of the subcircuit in any pre-determined format of circuit description.
Also observe that the space used is dominated by the space of testing directed
connectivity.
Theorem 5.2.3. Given a description of a layered Boolean circuit C of size s, and
an input assignment x to C, there exists a Turing machine that evaluates C on x
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using O(
√
s) space. That is, the Layered Circuit Value Problem can be solved in
O(
√
s) space.
The idea is to evaluate the circuit layer-by-layer if the layers are small, and
use Borodin’s theorem [11] (Theorem 1.2.1) when the layers are large. Since there
cannot be too many large layers, we can bound the space. We now give the complete
proof.
Proof. Let y > 1 be some positive number. We call a layer in C large if the number
of gates in the layer is greater than y, or small otherwise. We will determine the
value of y later.
We define a Turing machine M as follows. In the beginning M computes the
height of C. This can be easily done by applying Lemma 5.2.1. Given any 1 ≤ j ≤ h,
we can compute the number of gates in the jth layer also using Lemma 5.2.1.
Let h be the height of C. First we consider the hth layer. Note that the
inputs of all gates in the hth layer are circuit inputs. If the hth layer is small, then
M writes the values of the gates in the hth layer on the work tape. These values
can be computed from the circuit description and x. If the hth layer is large, then
M looks for the largest i < h such that the ith layer is small. Note that this means
the depth of every gate in the ith layer is at most s/y, since every layer between the
ith layer and the hth layer is large. Similarly to the proof of Lemma 4.3.1, given
the circuit description of C, we can produce the description of the subcircuit Cv for
each gate v in the ith layer. Note however, we do not have enough space to store the
circuit description of Cv. Instead we will produce the necessary information about
each gate as needed. We use Theorem 1.2.1 to evaluate Cv, and we write the value
of each gate in the ith layer on the work tape. Furthermore, M writes down values
of gates according to their order in the circuit description of C. In this list, we do
not store the names of the gates.
Let m be the largest m such that the mth layer is small. Then after what
we described above, we have all the values of the gates in the mth layer written on
the work tape.
Next let j = m. If j = 0, then we are done. Let the kth layer (0 ≤ k < j) be
the next small layer. That is, either k = j− 1, or all the layers between the kth and
jth layers are large. For a given gate g in the kth layer, we will use Lemma 5.2.2 to
generate the description of the circuit C(g, j). Note that the inputs to C(g, j) are
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either circuit inputs, or gates in the jth layer. Also at this point, we have the values
of all gates in the jth layer written on the work tape. We need the following claim.
Claim. Given the name of a gate u in the jth layer, we can compute in O(log s)
space the index t such that u is the tth gate within the jth layer, according to the
order of the gates in the circuit description of C.
Proof for the claim We enumerate the gates of the jth layer as follows. We
consider each gate g in C according to their order in the circuit description of C.
For each gate g, we use Lemma 5.2.1 to compute its height. If the height of g is j,
we increment a counter. We stop when we reach u in the circuit description. The
index t of u within the jth layer is the current value of the counter plus 1. It follows
from Lemma 5.2.1 that the space used is O(log s).
Putting it all together, M can produce the values of the gates in the kth layer
as follows: M scans the description of C. For each gate g of C, we check (as before) if
g is in the kth layer. If yes, we use Lemma 5.2.2 to produce the description of C(g, j).
Note that the depth of C(g, j) is at most s/y (since all the layers between the kth
layer and the jth layer are large). Then we use Theorem 1.2.1 to evaluate C(g, j).
However, we never actually store the description of C(g, j). Instead, each time we
need information about a given gate, we run the machine M∗ from Lemma 5.2.2
(without actually recording its output) until we get the necessary information.
Recall that each input to C(g, j) is either a circuit input (thus its value can
be obtained from x) or a gate from the jth layer. Given the name of a gate u in the
jth layer that is an input to C(g, j), we can use the above claim to find its value
among the values of the gates in the jth layer.
We keep the values of the jth layer on the work tape until we finish computing
all the values in the kth layer. Then we let j = k and we repeat the above process
re-using space no longer needed.
M continues the above process until j = 0. Then M outputs the value of the
output gate. The space used by M is bounded by O(y+ s/y+ log2 s) = O(y+ s/y).
Let y =
√
s, then M uses O(
√
s) space.
Since every synchronous circuit is layered, the Synchronous Circuit Value
Problem can be solved using O(
√
s) space.
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Chapter 6
The Degree of Boolean Circuits
In this chapter, we consider the notion of degree of Boolean circuits given by Defi-
nition 6.1.1. The degree of arithmetic circuits was well studied. See Section 2.5 for
a brief review. The degree of Boolean circuits was first introduced by Skyum and
Valiant [128] as a measure of parallelism. Our goal in this chapter is to establish
some basic facts about the degree of Boolean circuits regarding simulation in small
circuit depth. It is easy to see that Theorem 2.5.3 by Valiant, Skyum, Berkowitz
and Rackoff [137] holds for Boolean circuits. In this chapter we consider two special
circuit families where their degrees can be bounded. We observe some implications
of Theorem 2.5.3 to these classes.
6.1 The Degree of Boolean Circuits
The degree of an arithmetic circuit was defined in Definition 2.5.1. As far as we
know, Skyum and Valiant [128] were the first to study the degree of Boolean circuits.
The definition is given as follows.
Definition 6.1.1. [128] Given a Boolean circuit C over basis {∧,∨¬} with nega-
tions only at the inputs, the degree of each node v ∈ C, denoted as deg(v), is defined
as follows. If v is a constant, then deg(v) = 0. If v is a variable or a negated variable,
then deg(v) = 1. If v is an ∧ gate, then deg(v) = deg(w1) + deg(w2), where w1
and w2 are the inputs of v. If v is an ∨ gate, then deg(v) = max(deg(w1), deg(w2)),
where w1 and w2 are the inputs of v. The degree of C, deg(C), is the maximum
degree over all gates in C.
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Note that the above definition is meaningful only when the negations are
in the input level. This restriction does not put a severe constraint on the circuit
model by the following lemma, which can be easily proven using De Morgan’s law.
See Wegener [146] for a complete proof.
Lemma 6.1.2. [146] Let C be a Boolean circuit of size s taking n inputs. Then
there exists a Boolean circuit C ′ of size at most 2s+n computing the same function
as C, and all negation gates in C ′ only negate the inputs of C ′.
Observe that in any Boolean circuit with negations only at the inputs, the
degree of a gate is monotonically increasing along the path from any input to the
output. Thus in any Boolean circuit with negations only at the inputs, the degree
of the circuit is equal to the degree of the output gate.
Here we give another characterization of the degree of Boolean circuits. For
a given circuit C, we define the max-tree of C as follows.
Definition 6.1.3. Given a Boolean circuit C with negations only at the inputs, the
max-tree T of C is defined inductively as follows.
• T includes the output gate of C,
• For any ∧ gate g ∈ T , let g1 and g2 be the immediate children of g in C. Let
T1 and T2 be the max-tree of the subcircuits of C whose outputs are g1 and
g2, respectively. Then we add two wires from the outputs of T1 and T2 to g
and include both T1 and T2 in T .
• For any ∨ gate g ∈ T , let g1 and g2 be the immediate children of g in C. Let
T1 and T2 be the max-tree of the subcircuits of C whose outputs are g1 and
g2, respectively. Without loss of generality, assume that g1 has larger degree
than g2 in C. Then we add one wire from the output of T1 to g and include
only T1 in T . Break ties arbitrarily if g1 and g2 have the same degree in C.
Notice that for an ∧ gate, we construct the max-tree such that the two
subtrees under its two immediate children are disjoint. Also, given a gate g ∈ C,
there might be many duplicates of g in the max-tree of C. It is also possible that
the max-tree of C does not contain g at all, depending on the location of g in C.
The significance of the max-tree is that the number of leaves in the tree
equals the degree of the circuit, as shown in the following theorem.
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Theorem 6.1.4. Let C be a Boolean circuit with negations only at the inputs. Then
the degree of C is equal to the number of leaves in the max-tree of C.
Proof. We shall prove by induction on the depth of C. Suppose C has depth 1 with
g as the output gate of C. If g is an ∧ gate, then we have deg(C) = 2 and the
number of leaves in the max-tree of C is also 2. If g is an ∨ gate, then we have
deg(C) = 1 and the number of leaves in the max-tree of C is also 1. So the claim is
true in both base cases.
For the induction step, let g be the output gate of C taking inputs from g1
and g2. We then have two cases.
1. g is an ∨ gate. Let h ∈ {g1, g2} such that deg(h) = max(deg(g1),deg(g2)) if
deg(g1) 6= deg(g2), and h = g1 otherwise. Then we have deg(g) = deg(h), and
the max-tree of C is the same as g attaching to the root of the max-tree of the
subcircuit with h as the output. By induction hypothesis, deg(h) is equal to
the number of leaves of the max-tree of the subcircuit with h as the output.
So the claim is true in this case.
2. g is an ∧ gate. Then we have deg(g) = deg(g1) + deg(g2). Let i ∈ {1, 2}.
By induction hypothesis, deg(gi) is the same as the number of leaves of the
max-tree of the subcircuit with gi as the root. Since the max-trees of g1 and
g2 are disjoint (i.e. do not share vertices), the claim is also true in this case.
An important observation is that in a tree, the number of leaves can be much
smaller than the size of the tree, e.g. paths where the number of leaves is a constant.
So in the divide-and-conquer method, we are more interested in how to reduce the
number of leaves for max-trees. This is different from general trees, where we are
more interested in reducing the total number of nodes.
From Theorem 2.5.3 by Valiant, Skyum, Berkowitz and Rackoff [137], we
immediately have the following corresponding result for Boolean circuits.
Corollary 6.1.5. (Implied by Theorem 2.5.3 and Definition 6.1.1) Let C be a
Boolean circuit with negations only at the inputs such that C has size s and de-
gree d computing f . Then there exists a Boolean circuit C ′ such that C ′ has size
O(s3) and depth O(log s log d) computing f .
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Proof. We construct an arithmetic circuit C1 by replacing each AND gate by a ×
gate, an OR gate by a + gate, and each occurrence of the input variables (negated
or not) by a new indeterminate, e.g. x by x1 and ¬x by x2. Furthermore, the
degree of the polynomial computed by the output gate is the maximum degree over
all gates. After applying the algorithm in Theorem 2.5.3, we switch back the gate
types and inputs, e.g. x1 to x and x2 to ¬x. The claim then follows.
Notice that C ′ constructed above is a layered circuit.
6.2 Skew Boolean Circuits
In general we only have trivial upper bound for the number of AND gates, i.e. the
size of the circuit. However, if we put some restrictions on the inputs of the AND
gates, then we may obtain nontrivial upper bound for the degree of the circuit. This
is illustrated in the following lemma, which says that the degree of a skew Boolean
circuit with negations only at the inputs is at most one plus the circuit size. A
skew Boolean circuit is a Boolean circuit with a restriction on the AND gate: all its
children except (possibly) one must be circuit inputs. In other words, every AND
gate has at least one input variable.
In the following we briefly review known results and generalizations of skew
circuits. Venkateswaran [140] first explicitly defined skew circuits to study the non-
deterministic complexity classes. In particular, he showed that NL equals the class
of languages computable by uniform families of polynomial-size skew circuits. Sim-
ilar constructions were given by Masek [92] to study the space complexity and
branching programs. See Razborov [114] for a survey in this area. Toda [131]
generalized skew circuits and defined weakly skew circuits to study arithmetic cir-
cuits computing the determinant. A circuit C is weakly skew if for every ∧ gate
g with incoming wires (g1, g) and (g2, g), removing one of (g1, g) or (g2, g) will
disconnect the subcircuit under g1 or g2 from C, respectively. Later Malod and
Portier [89] gave another generalization of skew circuits to multiplicative-disjoint
circuits. A circuit is multiplicative-disjoint if for every ∧ gate g with incoming
wires (g1, g) and (g2, g), the two subcircuits under g1 and g2 are disjoint. Notice
that skew circuits is a subset of weakly skew circuits, and weakly skew circuits is
a subset of multiplicative-disjoint circuits. Malod and Portier [89] further showed
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that LOGCFL equals uniform multiplicative-disjoint Boolean circuits with polyno-
mial size. The multiplicative-disjoint circuits were also studied later by Mahajan
and Rao [88]. Note that there are other interesting characterizations of LOGCFL.
Venkateswaran [139] gave characterizations of LOGCFL on three different mod-
els. McKenzie, Reinhardt, and Vinay [96] used circuits of multiplex select gates to
characterize NC1, L, LOGDCFL, and LOGCFL.
Lemma 6.2.1. Let C be any skew Boolean circuit of size s with negations only at
the inputs. Then the degree of C is at most s+ 1.
Proof. We shall prove by induction on the size s. Suppose that C has only one gate.
Then the degree of C is either 0, 1, or 2. So the claim is true in the base case.
Now suppose that the claim is true for all skew Boolean circuit of size at
most s with negations only at the inputs. Let C be a skew Boolean circuit of size
s+ 1 with negations only at the inputs, and g be the output gate of C with inputs
from gates g1 and g2. We then have two cases. First suppose that g is an OR gate.
Consider the two subcircuits C1 and C2 with g1 and g2 as their output, respectively.
Since C1 and C2 are also skew circuits of sizes at most s with negations only at the
inputs, we have deg(C1) ≤ s + 1 and deg(C2) ≤ s + 1 by induction. Then we have
deg(C) = max(deg(C1), deg(C2)) ≤ s+ 1 ≤ s+ 2.
Now consider the case that g is an AND gate. We are done if both g1 and g2
are inputs of C. So assume that exactly one of g1 and g2 is an input of C. Without
loss of generality, let g1 be an input of C. Then we have deg(g1) = 0 or 1. Consider
the subcircuit C2 with g2 as its output. Since C2 is a skew circuit of size at most s, we
have deg(C2) ≤ s+1 by induction. Then we have deg(C) = deg(g1)+deg(g2) ≤ s+2.
Thus the claim is true by induction.
Theorem 6.2.2. Let C be a skew Boolean circuit with negations only at the inputs
such that C has size s. Then there exists a Boolean circuit of size O(s3) and depth
O((log s)2) computing the same function as C.
Proof. Follows directly from Corollary 6.1.5 and Lemma 6.2.1
Note that Theorem 6.2.2 gives an alternative proof for NL ⊆ SAC1 [11] in
the non-uniform setting, since the construction in Corollary 6.1.5 can be immediately
translated into semi-unbounded fanin circuits. The theorem also implies that every
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skew Boolean circuit with negations only at the inputs can be parallelized well, since
we only have a cubic increase in the size. Furthermore, Lemma 6.2.1 together with
Theorem 2.5.5 by Allender, Jiao, Mahajan, and Vinay [4] give an alternative proof
for NL ⊆ SAC1 [11] in the uniform setting. Lastly note that the algorithms in
Theorem 2.5.3 [137] and Theorem 2.5.5 [4] do not guarantee to construct a skew
circuit. So we cannot simulate C by a skew circuit, as we did in the case of planar
circuits, layered circuits, and synchronous circuits.
6.3 Multilinear Boolean Circuits
Raz and Yehudayoff [113] proved Theorem 2.5.7 that the construction by Valiant,
Skyum, Berkowitz and Rackoff [137] for Theorem 2.5.3 preserves syntactic multilin-
earity for arithmetic circuits over a field, which implies that syntactic multilinear-P
equals syntactic multilinear NC2 for arithmetic circuits over a field. In this section,
we will show that the result by Raz and Yehudayoff [113] also holds for Boolean
circuits. One could possibly extend the technique by Raz and Yehudayoff [113] to
semirings, but instead here we give a more direct proof.
A Boolean circuit is said to be multilinear if for any AND gate g in the circuit
with inputs from g1 and g2, the two sets of input variables for the two subcircuits
with g1 and g2 as their respective output gate are disjoint. To be more specific,
let var(g) denote the set of input variables that can reach gate g. Then for any
AND gate g ← g1 ∧ g2 in a multilinear circuit, we must have var(g1) ∩ var(g2) =
∅. Note that for Boolean circuits, multilinearity is defined the same as syntactic
multilinearity instead of considering the degree of polynomials. Otherwise with the
alternative definition, every Boolean circuit would be multilinear.
Multilinear Boolean circuits were studied in [125], [108], and [75]. (Here we
use the definition from [125] and [75].) Multilinear arithmetic circuits were studied
in [112] and [111]. Any Boolean function can be computed by a multilinear Boolean
circuit (simply from the DNF representation of the function). The following lemma
shows that the degree of a multilinear Boolean circuit is at most linear in its input
length.
Lemma 6.3.1. Let C be a multilinear Boolean circuit with n input variables such
that negations of C are only at the inputs, and C has at least one gate. Then the
degree of C is at most n.
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Proof. We shall prove by induction on C’s size, s. Suppose that s = 1. Then the
degree of C is either 1 or 2, so the claim is true in the base case. Now suppose that
the claim is true for all multilinear Boolean circuit of size at most s with negations
only at the inputs. Let C be a multilinear Boolean circuit of size s+1 with negations
only at the inputs such that C has input length n. Let g be the output gate of C
with inputs from g1 and g2. If g is an OR gate, then we have
deg(g) = max(deg(g1), deg(g2)) ≤ n,
since the degrees of g1 and g2 are at most n from the induction hypothesis. So we
are done in this case.
Now suppose that g is an AND gate. Since C is multilinear, we have var(g1)∩
var(g2) = ∅ and |var(g1)|+ |var(g2)| = n. Then by induction hypothesis, we have
deg(g) = deg(g1) + deg(g2) ≤ |var(g1)|+ |var(g2)| = n.
So the claim is also true in this case.
We now show that given a multilinear Boolean circuit, the algorithm in [137]
will produce a multilinear circuit. For completeness, we start with several definitions
from [137].
Definition 6.3.2. [137] Let C be a Boolean circuit with negations only at the
inputs, V = {vi} be the gates in C, X = {x1, . . . , xn} be the set of input variables,
and V = V ∪X. We then define the following.
1. d(vi) is the degree of vi.
2. Without loss of generality, for each w ← w′ ◦ w′′ in C, where ◦ ∈ {∨,∧}, we
assume d(w′) ≥ d(w′′).
3. For a > 0, define Va = {t ∈ V : d(t) > a, t← t′ ∧ t′′, d(t′) ≤ a}.
4. For a > 0, define V ′a = {t ∈ V : d(t) > a, t← t′ ∨ t′′, d(t′′) ≤ a}.
5. f(vi) is the formal polynomial (over X) computed at gate vi.
6. Let v, w ∈ V , f(v;w) is defined inductively on the depth of w.
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(a) If v = w, then f(v;w) = 1.
(b) Otherwise if v 6= w and w ∈ F ∪X, then f(v;w) = 0.
(c) Otherwise if w ← w′ ∨ w′′, then f(v;w) = f(v;w′) ∨ f(v;w′′).
(d) Otherwise if w ← w′ ∧ w′′, then f(v;w) = f(w′′) ∧ f(v;w′).
We need the following fact, which is easy to verify.
Fact 6.3.3. Let C be a Boolean circuit with negations only at the inputs computing
f(vout), where vout is the output gate of C. Then d(vi) ≤ d(vout) for all gate vi.
We also need the following lemma for f(v;w).
Lemma 6.3.4. Given any v, w ∈ V such that there is no path from v to w in C,
then we have f(v;w) = 0.
Proof. We shall prove by induction on w. If v = w, then f(v;w) = 1 6= 0. If v 6= w
and w ∈ X, then there is no path from v to w and f(v;w) = 0 by definition. So the
claim is true in the two base cases.
Now suppose that we have w ← w′ ∨ w′′ or w ← w′ ∧ w′′. Since there is no
path from v to w, there is no path from v to w′ or from v to w′′. From induction
hypothesis, we then have f(v;w′) = f(v;w′′) = 0, which implies that f(v;w) = 0 in
both cases. Thus the claim is true by induction.
The following lemma says that f(v;w) does not depend on any variable from
var(v).
Lemma 6.3.5. Given any v, w ∈ V with d(w) < 2d(v), f(v;w) depends only on
input variables from var(w) \ var(v).
Proof. We prove this by induction on w. If v = w (same node), then we have
f(v;w) = 1 and var(w) \ var(v) = ∅. If v 6= w (different nodes) and w ∈ X, then
we have f(v;w) = 0 and var(w) \ var(v) = {w} or ∅. So the claim is true in the
two base cases.
Suppose that w ← w′ ∨ w′′. Then we have f(v;w) = f(v;w′) ∨ f(v;w′′).
From induction hypothesis, f(v;w′) and f(v;w′′) only depends on variables from
var(w′) \ var(v) and var(w′′) \ var(v), respectively. Thus f(v;w) only depends on
variables in var(w) \ var(v), since we have var(w) = var(w′) ∪ var(w′′).
Now suppose that w ← w′ ∧ w′′. Then we have f(v;w) = f(w′′) ∧ f(v;w′).
There are three cases.
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1. There is no path from v to w. Then by Lemma 6.3.4, we have f(v;w) = 0 .
So the claim is true in this case.
2. There is a path from v to w′. Then we have var(v) ⊆ var(w′), which implies
that var(v)∩ var(w′′) = ∅ by the definition of a multilinear circuit. By induc-
tion hypothesis, f(v;w′) only depends on variables from var(w′) \ var(v). So
f(v;w) only depends on variables from
var(w′′) ∪ (var(w′) \ var(v))
= var(w′′) ∪ (var(w′) ∩ var(v))
= (var(w′′) ∪ var(w′)) ∩ (var(w′′) ∪ var(v))
= var(w) ∩ var(v)
= var(w) \ var(v).
So the claim is also true in this case.
3. There is no path from v to w′, but there is a path from v to w′′. So we have
d(v) ≤ d(w′′). But then d(w) = d(w′) + d(w′′) and d(w′′) ≤ d(w′) imply that
d(w) ≥ 2d(v). So this case will never occur since we assumed d(w) < 2d(v).
Since we have proved the claim in all possible cases, it is true by induction.
Here we prove the multilinear version of the main lemma from [137].
Lemma 6.3.6. Let C be a multilinear Boolean circuit with negations only at the
inputs, V be the gates of C, X be the set of input variables, a > 0, v, w ∈ V = V ∪X,
and d(v) ≤ a < d(w). Then we have
f(v;w) =
∨
t∈Va
(f(v; t) ∧ f(t;w)) ∨
∨
t∈V ′a
(f(v; t′′) ∧ f(t;w))
and
f(w) =
∨
t∈Va
(f(t) ∧ f(t;w)) ∨
∨
t∈V ′a
(f(t′′) ∧ f(t;w))
Furthermore, in each conjunction, the two functions take inputs from disjoint subsets
of X provided that d(w) < 2d(v).
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Proof. The validity of the two equalities was established in [137], so we only need to
show that the two functions in each conjunction takes inputs from disjoint subsets
of the input variables. By Lemma 6.3.5, we have
1. f(t;w) only depends on variables in var(w) \ var(t) (which does not intersect
var(t′′));
2. f(v; t) only depends on variables in var(t) \ var(v);
3. f(v; t′′) only depends on variables in var(t′′) \ var(v) ⊆ var(t) \ var(v).
Then the input variables f(v; t), f(v; t′′), f(t), f(t′′) depend on and the input vari-
ables f(t;w), f(t;w), f(t;w), f(t;w) depend on are disjoint, respectively.
Theorem 6.3.7. Let C be a multilinear Boolean circuit with negations only at the
inputs such that C has size s. Then there exists a multilinear Boolean circuit C ′
with negations only at the inputs of size O(s3) and depth O(log2 s) computing the
same function as C.
Proof. We first sketch the construction given in [137] of the new Boolean circuit.
At stage 0 we compute all f(w) and f(v;w) with degree at most 1. At stage i + 1
we compute all f(w) and f(v;w) with degree in (2i, 2i+1] by Lemma 6.3.6:
f(v;w) =
∨
t∈Va
(f(t′′) ∧ f(v; t′) ∧ f(t;w)) ∨
∨
t∈V ′a
(f(v; t′′) ∧ f(t;w))
(with a = 2i) and
f(w) =
∨
t∈Va
(f(t′) ∧ f(t′′) ∧ f(t;w)) ∨
∨
t∈V ′a
(f(t′′) ∧ f(t;w))
(with a = 2i + d(v)). By the definition of Va and V
′
a, each f(t
′), f(t′′), f(t;w),
f(v; t′) and f(v; t′′) has already been computed. So in each stage we increase the
depth by O(log s). By Fact 6.3.3, there are at most O(log d) stages. Therefore the
depth of the new circuit is O(log d log s). The analysis is the same as given in [137].
Observe that the above construction preserves multilinearity, since all func-
tions in each conjunction depend on disjoint sets of input variables. Now let n
be the number of input variables of C. By Lemma 6.3.1, the degree of C is at
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most n. Then the new multilinear Boolean circuit C ′ has size O(s3) and depth
O(log s log n) = O(log2 s) that computes the same function as C. Furthermore, all
negations of C ′ are only at the inputs.
Corollary 6.3.8. For Boolean circuits, we have Multilinear−P = Multilinear−
NC2, where Multilinear−P is the class of languages decided by multilinear circuit
families of polynomial size, and Multilinear−NC2 is the class of languages decided
by multilinear circuit families of polynomial size and O(log2 n) depth.
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Chapter 7
Space-Efficient Algorithms
SUBSET SUM, decision version Given a finite set S = {a1, . . . , am} of m
positive integers and t ∈ Z+, decide if there exists a subset S′ ⊆ S such that the
sum of all numbers in S′ equals t. We denote by n the length of the input represented
in binary, that is n =
∑m
i=1 log ai + log t.
One can also consider the search version, where if such subset exists, we
also have to output an appropriate subset. Another variant is an optimization
version, defined as follows.
SUBSET SUM, optimization version [28] Given a finite set S of positive
integers and t ∈ Z+, output a subset of S whose sum is as large as possible but no
larger than t. Output NO if no such subset can be found.
The classical exact solution for the decision, search and optimization versions
of the SUBSET SUM problem is to use dynamic programming (Dantzig [29], Bell-
man [9]), which runs in time O(mt) and space O(t) in the unit-cost RAM model,
and can be made to run in time O(mt log t(logm+log log t)) and space O(t+logm)
on the Turing machine model. This is pseudo-polynomial in m, that is, if the value
of t is bounded by a polynomial in m, then it runs in polynomial time and space.
Otherwise the algorithm runs in super-polynomial time and space. See Garey and
Johnson ([47] Section 4.2) for details.
Approximation algorithms for the SUBSET SUM problem have also been
extensively studied. Let t∗ be the value of the sum in an optimal solution to the
SUBSET SUM problem (optimization version), and let tˆ be the value of the sum in
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the solution computed by the approximation algorithm. Note that t∗ is not known
in advance. Define the approximation factor to be max( t
∗
tˆ
, tˆt∗ ). An approximation
scheme is an approximation algorithm whose inputs are the problem instance and
a value , such that for any fixed  > 0, the algorithm, achieves 1 +  approximation
factor. We say that an approximation scheme is a polynomial-time approximation
scheme if for any  > 0, the running time is polynomial in n, where n is the input
length. An approximation scheme is FPTAS (Fully Polynomial-Time Approxima-
tion Scheme) if the running time is polynomial in both 1/ and n. See Vazirani
[138] and Cormen et.al [28] for detailed discussions.
Ibarra and Kim [62] gave an FPTAS for the problem with running time
O(m/2) and space O(m+ 1/3). Gens and Levner [50] gave an alternative FPTAS
algorithm running in time O(m/+ 1/3) and space O(m+ 1/). They also gave an
FPTAS algorithm for the MINIMIZATION SUBSET SUM problem in the same time
and space bound. The MINIMIZATION SUBSET SUM is similar to the SUBSET
SUM optimization problem, but we want a subset of S whose sum is as small
as possible but no smaller than t. Both results by Ibarra and Kim, and Gens
and Levner use dynamic programming. Also see the survey by Gens and Levner
[49]. As far as we know, the current best FPTAS algorithm for the SUBSET SUM
problem is given by Kellerer, Mansini, Pferschy, and Speranza [71], which runs in
time O(min(m/,m + 1/2 log 1 )) and space O(m + 1/). See Woeginger and Yu
[150] and Bazgan, Santha, and Tuza [7] for further variants and FPTAS for the
SUBSET SUM problem. All these results are obtained under the unit-cost RAM
model.
We also consider approximation algorithms for the decision and search ver-
sions of the SUBSET SUM problem.
γ-approximate SUBSET SUM, decision/search version Given a finite set
S of positive integers, t ∈ Z+, and 0 < γ < 1, decide if there exists a subset S′ ⊆ S
such that
(1− γ)t ≤
∑
ai∈S′
ai ≤ (1 + γ)t.
For the search version, output such a subset if it exists.
One special case of the SUBSET SUM problem is the PARTITION problem,
which was one of Karp’s first 21 NP-complete problems [69]. The problem is defined
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as follows.
PARTITION, decision/search version: Given a finite set S of positive inte-
gers, decide if there is a subset S′ ⊆ S such that∑
ai∈S′
ai =
∑
bi∈S\S′
bi.
For the search version, output such a subset if it exists.
In the SUBSET SUM problem, if we set t = A2 , where A =
∑
ai∈S ai, then
we get the PARTITION problem.
As for the SUBSET SUM problem, the classical solution for PARTITION is
to use dynamic programming (Dantzig [29], Bellman [9]), which runs in time O(mt)
and space O(t).
The classical algorithms [29, 9] solving the decision version of the SUBSET
SUM problem run in pseudo-polynomial time and space. Lokshtanov and Ned-
erlof [85] gave an algorithm that runs in pseudo-polynomial time and polynomial
space. More precisely, let O˜(t(n)) denote O(t(n) logk t(n)) for some constant k > 0.
Then their algorithm for the SUBSET SUM problem runs in time O˜(m3t log t) and
space O˜(m2) on the unit-cost RAM model. They also gave an algorithm for the
unbounded Knapsack problem (see next section for definitions), which runs in time
O˜(m4ct log2(ct)) and space O˜(m2 log(ct)) on the unit-cost RAM model, where c, t
are the capacity and target value, respectively.
As mentioned above, the SUBSET SUM problem can be solved in polynomial
time if all the numbers are bounded by a polynomial in n. This means that if the
numbers are represented in unary format, then we can always solve the problem
in polynomial time. This interesting variant is called the UNARY SUBSET SUM,
where all the input numbers are given in unary representation. Elberfeld, Jakoby,
and Tantau [35], and Kane [66] showed that UNARY SUBSET SUM is in L. Later
Elberfeld, Jakoby, and Tantau [36] showed that the problem is inNC1 and is actually
TC0 complete. On the Turing machine model, when the input is represented in
binary form, both the algorithms given by Elberfeld, Jakoby, and Tantau [35] and
Kane [66] yield an algorithm running in time polynomial in n and t and in space
O(log n+ log t).
Limaye, Mahajan, and Sreenivasaiah [81] considered approximating the UNARY
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SUBSET SUM problem as follows. Given γ, B, and S such that each ai ∈ S satisfies
1 ≤ ai ≤ B, output YES if and only if there exists a subset S′ ⊆ S such that
B(1− γ) ≤
∑
ai∈S′
ai ≤ B(1 + γ).
They gave a 1-pass streaming algorithm for this variant of the UNARY SUB-
SET SUM problem that uses space O( logBγ ).
While in the definition of SUBSET SUM (and approximate SUBSET SUM)
in general we do not require that all numbers are at most t, the assumption ai ≤
B = t in [81] does not limit generality in this respect: we can simply ignore elements
ai > (1 + γ)t in the stream since they cannot participate in a sum with value
≤ (1 + γ)t. Thus, Limaye, Mahajan, and Sreenivasaiah [81] give a 1-pass streaming
algorithm for γ-approximate SUBSET SUM that runs in O(log n) space for any
constant γ as long as t is polynomial in n.
7.1 Our Results
The above mentioned space efficient algorithms for SUBSET SUM putting UNARY
SUBSET SUM in logspace [35, 66] and the space efficient approximation algorithm
of Limaye, Mahajan, and Sreenivasaiah [81] only consider the decision version of the
problem, they do not find a subset if it exists.
Note that an algorithm solving the decision version of SUBSET SUM can be
used to also output an appropriate subset as follows: Fix an arbitrary element a,
and run the algorithm for the decision version (with t − a instead of t) to check if
there is a subset with the required sum that contains a. Repeat this process until
an element is found that can participate in the subset, and then repeat again on
a smaller collection of elements. This procedure eventually finds an appropriate
subset, and it runs the algorithm for the decision version no more than n2 times.
However, the input to the decision version needs to be changed for the various runs
of the algorithm, and the algorithm needs to keep track of the elements already
included in the subset by keeping them in working memory. Thus, the procedure
described above will use linear space.
We observe that with a more careful reduction, any space efficient algorithm
solving the decision version of SUBSET SUM can be used to obtain a space efficient
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algorithm for solving the search and optimization versions of SUBSET SUM. The
algorithms of [35, 66] yield algorithms that solve the search and optimization versions
of SUBSET SUM exactly, in time polynomial in n and t, and space O(log n+ log t).
This improves the space bound of the classical exact solutions from space O(t) to
O(log n + log t). Note that this also gives an improvement over the O˜(m2) space
bound by Lokshtanov and Nederlof [85]. The running time is pseudopolynomial in
n: it is polynomial if the value t is polynomial in n.
For approximating SUBSET SUM, we can improve the running time, de-
pending on the approximation factor, but independent of the value of t. We give
space efficient fully polynomial time approximation algorithms for both the search
and optimization versions of SUBSET SUM.
We also observe a connection between approximation algorithms for PAR-
TITION and finding balanced graph separators. Based on this connection and the
space efficient approximation algorithms for SUBSET SUM, we give space efficient
algorithms to construct balanced graph separators.
We also consider variants of the knapsack problem. Similarly to SUBSET
SUM one can consider decision, search, and optimization versions. The decision
version of the 0-1 knapsack problem can be defined as follows. Given a capacity
c ∈ Z+, a target value t ∈ Z+, and a set of size m, where each element has value ai
and weight wi, output YES iff there is a subset S ⊆ [1,m] such that
∑
i∈S ai = t and∑
i∈S wi ≤ c. See Karp [69]. In the search version, we have to output the subset
S if it exists. The optimization version is defined as follows. Given a capacity
c ∈ Z+, and a set of size m, where each element has value ai and weight wi, find
a subset S ⊆ [1,m] such that ∑i∈S wi ≤ c and ∑i∈S ai is as large as possible. See
Section 6.1 of Garey and Johnson [47]. Note that the optimal value is not known
in advance. An equivalent definition is to maximize
∑m
i=1 aixi with the constraints∑m
i=1wixi ≤ c and xi ∈ {0, 1} for 1 ≤ i ≤ m. Note that we get the SUBSET SUM
problem as a special case of 0-1 knapsack by letting wi = ai and c = t. One common
generalization of the 0-1 knapsack problem is the integer knapsack problem, where
every xi is a non-negative integer. This is also known as the unbounded knapsack
problem, since the number of times we can pick each item is unbounded.
Another interesting variant is the change-making problem. The decision ver-
sion is defined as follows. Note that this is a special case of the unbounded knapsack
problem by letting wi = 1. Given positive integers ai for 1 ≤ i ≤ m, t, and c, output
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YES iff
∑m
i=1 aixi = t and
∑m
i=1 xi ≤ c, where xi ≥ 0 is an integer. This corresponds
to paying a fixed amount t using fewest coins as possible, where ai are the coin de-
nominations. The change-making problem was first studied by Lueker [86], who
showed that the problem is NP-hard. It was later studied by Kozen and Zaks [74],
and Adamaszek and Adamaszek [1]. Also see Martello and Toth [91], and Kellerer
and Pferschy and Pisinger [72] for a comprehensive coverage of the problem.
7.2 Approximation Algorithms for SUBSET SUM
Our approximation algorithms for the search and optimization versions of SUB-
SET SUM are based on repeatedly running the algorithm of Limaye, Mahajan, and
Sreenivasaiah [81], but unlike in the simple reduction to the decision version de-
scribed above, we do not keep in working memory the elements found so far, and
each time we run the algorithm on the same set S.
Theorem 7.2.1. There is a deterministic algorithm, that given a finite set S =
{a1, . . . , am} of m positive integers, t ∈ Z+, and 0 < γ < 1, outputs a subset S′ ⊆ S
such that
(1− γ)t ≤
∑
ai∈S′
ai ≤ (1 + γ)t.
if such subset exists, otherwise it outputs “NO”. The algorithm runs in O( 1γmn) =
O( 1γn
2) time, and O( 1γ log t+ log n) space, where n =
∑m
i=1 log ai + log t.
Note that the algorithm runs in polynomial time and logarithmic space for
any constant γ > 0 as long as the value of t is polynomial in n. For this, we do
not need to require that all the values ai are polynomial in n, since we can just
ignore any value that is larger than (1 + γ)t, and we don’t have to use workspace
for keeping any of the ai-s with larger values.
Proof. Our proof is based on the following observations about properties of the
algorithm of Limaye, Mahajan, and Sreenivasaiah [81].
Let S = {a1, . . . , am} of m positive integers, t ∈ Z+, and 0 < γ < 1.
Suppose that the algorithm in [81] answers “YES” on this input, and let ar be the
last element read from the stream before the algorithm stops. Recall that the task
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of the algorithm in [81] is to determine whether a subset S′ exists such that
(1− γ)t ≤
∑
ai∈S′
ai ≤ (1 + γ)t.
We refer to such set S′ as a good set, with respect to t and γ.
Observation 7.2.2. There exists a good set with respect to t and γ that contains
ar.
Observation 7.2.3. If (1 − γ)t − ar > 0, then there is a subset H ′ of H =
{a1, . . . , ar−1} such that the sum of the elements in H ′ satisfies
(1− γ)t− ar ≤
∑
ai∈H′
ai ≤ (1 + γ)t− ar.
Observation 7.2.4. Let P = {a1, . . . , ar} ⊆ S = {a1, . . . , am} be the first r ele-
ments of S read when reading the set S as a stream. If P contains a good subset
(with respect to a given t and γ) then the algorithm stops with YES (when running
it on S with t and γ), and the last element read is a member of P .
These observations can be proved by induction on r, similarly to the proof
of correctness of the algorithm in [81].
Our algorithm will repeatedly run the algorithm of Limaye, Mahajan, and
Sreenivasaiah [81]. To keep the workspace used by the algorithm small, it is impor-
tant that we always run the algorithm on the same set S, we only change the values
of t and γ for the various runs.
First, we run the algorithm on S, γ, and t. If the algorithm answers “NO”,
we stop and output “NO”.
Suppose that the algorithm answers “YES” on this input, and let ar be the
last element read from the stream before the algorithm stops. If r = 1, we write a1
on the output tape and stop.
If r > 1, we write ar on the output tape. By Observation 7.2.2, we know
that ar can be part of a correct output, so we can write it on the output tape, even
though we may not have finished finding a good set yet.
If (1− γ)t ≤ ar ≤ (1 + γ)t, then we stop.
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Otherwise, note that (1−γ)t−ar > 0 must hold. Next, we run the algorithm
again on S, and t′ = t − ar with γ′ = γ tt−ar . Note that we chose t′ and γ′ so that
the algorithm in this run checks if there is a subset of S such that the sum of its
elements is at least (1− γ)t− ar and at most (1 + γ)t− ar. By Observation 7.2.3,
we know that the algorithm must terminate with “YES”.
Let ar′ be the last element read. By Observations 7.2.3 and 7.2.4, we know
that r′ < r.
We iterate the above process, until r′ = 1. Since r′ < r in each iteration, the
process must terminate in at most n iterations. When the procedure terminates, a
good set is listed on the output tape.
Theorem 7.2.5. There is a deterministic approximation scheme for SUBSET SUM
optimization, that for any  > 0 achieves approximation factor 1 + , and runs in
time O(1n
2) and space O(1 log t+ log n).
Proof. First we do a “binary search” to find the value of the optimal sum t∗ approxi-
mately, by repeatedly running the algorithm of Limaye, Mahajan, and Sreenivasaiah
[81] that solves the approximate decision version.
Given an instance of SUBSET SUM optimization with S, t ∈ Z+, and  > 0,
we run the algorithm of [81] on S and pairs ti, γi for i = 1, . . . , `, defined as follows.
We use the notation t0 =
t
2 . Let t1 =
3
4 t, γ1 =
1
4 , that is, in the first run, we
check if there exists a subset with sum between t2 and t. Next we let γi+1 =
1
2γi, and
depending on the answer to the i-th run, we set ti+1 = ti−1−γit if the answer is NO,
or ti+1 = ti+γi+1t, if the answer is YES. (For example, if in the first run the answer
is NO then t2 =
t
4 , and if in the first run the answer is YES then t2 =
3
4 t +
1
8 t.)
We stop after running the algorithm with γ` ≤ 2+ for the first time, that is after
` ≤ log 2+ iterations.
Let t′ = t`−1 − γ`t if the answer is NO, or t′ = t`, if the answer is YES. Let
γ = γ` and let δ =
2γ
1+γ .
Notice that the way our “binary search” proceeds we have
(1− γ)t′ ≤ t∗ ≤ (1 + γ)t′.
where t∗ denotes the value of the optimal sum.
At this point, we know that there exists a good subset S′ of S with respect
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to t′ and γ, that is
(1− γ)t′ ≤
∑
ai∈S′
ai ≤ (1 + γ)t′.
Next we run our algorithm from Theorem 7.2.1 that outputs such subset.
Note that we have chosen the parameters so that (1−δ)t∗ ≤ (1−γ)t′ . By definition,
we cannot find a sum larger than the optimal sum. Thus we obtain an approximation
scheme with approximation factor 11−δ = 1 + .
Note that we can assume  ≥ 1t (since using  = 1t gives an exact solution).
Thus ` = O(log t) = O(n), and the total running time of our algorithm is O(1n
2).
In the special case of γ = 13 , we get an even simpler algorithm than what
would follow by substituting γ = 13 in Theorem 7.2.1. This algorithm is comparable
in performance to the streaming algorithm of Limaye, Mahajan, and Sreenivasaiah
[81], but while [81] only decides existence of an appropriate subset, our algorithm
also finds the set if it exists.
Theorem 7.2.6. There is a deterministic 2-pass streaming algorithm, that given
a finite set S = {a1, . . . , am} of m positive integers and t ∈ Z+, outputs a subset
S′ ⊆ S such that
2
3
t ≤
∑
ai∈S′
ai ≤ 4
3
t.
if such subset exists, otherwise it outputs “NO”. The algorithm runs in linear time,
and O(log t+ log n) space, where n =
∑m
i=1 log ai + log t.
Proof. This is a special case of Theorem 7.2.1 with γ = 13 . However, in this special
case we get an even simpler algorithm, which is a 2-pass streaming algorithm.
During the algorithm we will only keep in working memory the value of a
current sum s and some counters.
During the first pass, we start by initializing s to 0. For each i = 1, . . . , n,
we look at the value ai on the input tape. There are 3 cases:
1. If ai >
4
3 t we move to the next element.
2. If 23 t ≤ ai ≤ 43 t we output ai and stop.
3. If ai <
2
3 t, we let s = s+ai Then, if s <
2
3 t we move to the next element. If
we run out of elements and still have s < 23 t, we stop and output NO. If
2
3 t ≤ s ≤ 43 t
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we move to the second pass, see below. Note that s > 43 t is not possible, since the
previous sum was less than 23 t and we added a value less than
2
3 t.
The only reason we need a second pass is because during the first pass we
did not know yet if we have to answer NO or output a set, and the output tape is
write only.
In the second pass we proceed exactly as in the first pass, but in addition,
every time we add an element ai to the sum, we also write it on the output tape.
The algorithm stops when we reach for the first time a value s ≥ 23 t. At this point,
we also have the members of a good subset listed on the output tape.
We argue that the algorithm finds a good subset if one exists as follows.
Elements larger than 43 t cannot participate in a good subset, and if a single element
ai is in the correct range we find it during the first scan. If no such element exists,
than all members of a good subset must be less than 23 t. If the first scan terminates
with s still less than 23 t that means that the sum of all the elements less than
2
3 t is
a value also less than 23 t. But then the sum of any subset of these elements is also
less than 23 t, and no good subset exists.
This concludes the proof of the theorem.
We can extend this argument to other values of γ and keep the running time
linear in n for small values of 1γ . In particular, we still get a 2-pass algorithm for
γ = 15 with O(log t+log n) space. But we cannot keep the algorithm linear time and
logarithmic space for arbitrary constant γ, and as 1γ gets larger, our quadratic time
algorithm of Theorem 7.2.1 gives better running time, while still using logarithmic
space for arbitrary constant γ.
7.3 Finding Balanced Separators
Balanced separators are used in VLSI circuit design (Ullman [136]), algorithms
on planar graphs (Lipton and Tarjan [84, 83], Miller [97]), graphs with excluded
minors (Alon, Seymour, and Thomas [5]), and in general in algorithmic applications
on graphs that involve a divide and conquer strategy.
Informally, a balanced separator of a graph G is a set of nodes whose removal
yields two disjoint subgraphs of G that are comparable in size. More formally,
balanced separators are defined as follows.
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Definition 7.3.1. (Lipton and Tarjan [84]) Let G = (V,E) be an undirected graph.
A set of nodes S ⊆ V is a balanced separator of G if the removal of S disconnects
G into two subgraphs G1 = (V1, E1) and G2 = (V2, E2), that satisfy |Vi| ≥ 13 |V | for
i = 1, 2.
We say that S is a balanced h-separator of G if S is a balanced separator of
G and S consists of h vertices. We say that G is h-separable, if it has a balanced
h-separator.
Note that the definition can be easily extended to directed graphs. Also,
instead of requiring that the size of both components is between 13 |V | and 23 |V |, we
can consider components with size closer to 12 |V |.
Definition 7.3.2. Let G = (V,E) be an undirected graph. A set of nodes S ⊆ V is
an γ- balanced separator of G if the removal of S disconnects G into two subgraphs
G1 = (V1, E1) and G2 = (V2, E2), that satisfy |Vi| ≥ (1− γ) |V |2 for i = 1, 2.
The two subgraphs G1 and G2 could be disconnected within themselves. This
implies that any graph G = (V,E) has a γ-balanced separator of size |V |, for any
constant 1 > γ > 0.
We observe that space efficient approximation algorithms for the decision
version of the PARTITION problem yield space efficient algorithms to find balanced
separators. Moreover, we find a separator of the smallest size, without knowing the
size of the smallest separator in advance.
Theorem 7.3.3. There is a deterministic algorithm, that given an undirected graph
G = (V,E) and 0 < γ < 1 as input, if G has γ-balanced separators of size h, then
the algorithm outputs a γ-balanced separator of size at most h. The algorithm runs
in time O( 1γ |V |(h+O(1))), and uses space O((h+ 1γ ) log |V |).
Note that the value h is not provided as input to the algorithm, and the
algorithm outputs a separator of the smallest possible size. The algorithm runs in
polynomial time and logarithmic space for graphs with constant size separators.
As far as we know, this is the first space efficient algorithm that finds balanced
separators in the sense of Definition 7.3.1. In [35], Elberfeld, Jakoby, and Tantau
considered a different notion of separators, (also commonly referred to as balanced
separators in the literature) that we call component-wise balanced separators, to
distinguish them from the definition of Lipton and Tarjan [84] that we use.
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Definition 7.3.4. [35] Let G = (V,E) be an undirected graph. A set of nodes
S ⊆ V is a component-wise balanced separator of G if the removal of S disconnects
G into subgraphs Gi = (Vi, Ei) that satisfy |Vi| ≤ 12 |V | for each i.
Elberfeld, Jakoby, and Tantau [35] observed the following simple space ef-
ficient algorithm for finding component-wise balanced separators. Enumerate all
possible subsets S of V first by size and then by lexicographic order for each size,
starting from subsets of size 1. For each subset S use Reingold’s algorithm [115] that
solves undirected connectivity in logspace to compute the size of each component
in the graph obtained by removing S from G. Output the first subset such that
the size condition is satisfied by each component. It is clear that this algorithm
can compute the component-wise balanced separator with minimum size, and uses
O(h log |V |) space if the smallest component-wise separator has size h.
In particular, this algorithms runs in logspace for graphs that have constant
size component-wise separators. This was used in [35] to find the tree decomposition
of graphs with constant tree-width in logarithmic space.
However, for finding balanced separators in the sense of Definition 7.3.1,
we also need to check whether the components obtained after removing a given
subset of vertices can be grouped into two subsets of vertices, such that each has
size at least (1− γ) |V |2 . We observe that this corresponds to solving an instance of
the γ-approximate PARTITION problem (a special case of γ-approximate SUBSET
SUM), where the set S = {ai} consists of the sizes of the components ai = |Vi|.
Moreover, since the values ai are sizes of subsets of vertices of the graph,
we are guaranteed that the value A =
∑
i ai is polynomial in n = |V |. Thus, our
space efficient algorithms for approximating the SUBSET SUM and PARTITION
problems yield space efficient algorithms for finding balanced separators. For graphs
with constant size balanced separators our algorithm finds a minimum size separator
in polynomial time and logarithmic space.
Since for finding balanced separators we only need to check if a subset of
components with the appropriate sum of sizes exists, the linear time algorithm of
Limaye, Mahajan, and Sreenivasaiah [81] solving the decision version of approximate
SUBSET SUM can be used.
Putting all this together, we obtain the following proof of Theorem 7.3.3.
Proof. We define three logspace bounded Turing machines, to perform the following
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tasks. Note that each machine uses the original graph G as input together with some
additional inputs, including the list of vertices in a fixed set W . Other than the
space used for storing their respective inputs, each machine uses at most O(log |V |)
workspace, where V is the set of vertices of V . Moreover, the length of the output
of each machine is O(log |V |).
For an undirected graph G = (V,E), a set W ⊆ V and a node v ∈ V \W we
denote by GW the graph obtained from G by removing the vertices in W and all
edges adjacent to vertices in W . We denote by GW (v) the connected component of
GW that contains v.
The first Turing machine M1 on input G, W and v computes the number
of nodes connected to v in GW , that is, M1 outputs |GW (v)|. This can be done
by using Reingold’s logspace algorithm for undirected connectivity [115] to check,
one-by-one, for each node u ∈ V \W \ {v} if u is connected to v in GW . We let
Reingold’s algorithm run on the original graph G (we do not store the representation
of GW ), we simply ignore edges of G adjacent to vertices in W when running the
algorithm. We reuse space for each repetition.
M2 on input G and W outputs the number of connected components of GW .
Note that there is always at least one component, so we start by initializing a counter
to count = 1. We assume that the first vertex belongs to the first component. Next,
for i = 2, . . . , |V \ W |, we check (using Reingold’s algorithm) if vi ∈ V \ W is
connected to any of the vertices vj ∈ V \W for 1 ≤ j < i. If vi is not connected to
any of the previously considered vertices, we increase the counter, and move on to
considering the next vertex. If vi is connected to some previously considered vertex,
then we move on to the next vertex without increasing the value of count. When
all vertices in V \W have been considered, the value of count equals to the number
of connected components of GW .
Let G`W denote the `-th connected component of GW , that is G
1
W = GW (v1),
and G`W = GW (vi), where i is the smallest integer such that vi is not contained in
any of the components G1W , . . . , G
`−1
W .
M3 on input G, W and ` computes the size of the `-th connected component
|G`W |, as follows. Initialize a counter to count = 1. Next, similarly to M2, for
i = 2, . . . , |V \W |, we check (using Reingold’s algorithm) if vi ∈ V \W is connected
to any of the vertices vj ∈ V \W for 1 ≤ j < i. If vi is connected to some previously
considered vertex, then we move on to the next vertex without increasing the value
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of count. If vi is not connected to any of the previously considered vertices, we
increase the counter by 1, and then if count < `, move on to considering the next
vertex. If count = `, we let v = vi, and use M1 on input G, W and v to compute
|G`W | = |GW (v)|.
We now define the algorithm in Theorem 7.3.3 as follows. We consider in-
tegers 1 ≤ k ≤ |V | in increasing order, and for each k we consider subsets W ⊆ V
of size k in lexicographic order. For fixed k and W , we use k log |V | workspace to
keep the list of vertices in W . We use M2 on G and W to compute the number of
connected components of GW . We denote this number by m. For ` = 1, . . . ,m, let
a` denote |G`W |, the size of the `-th connected component.
We now need to check whether the connected components can be grouped
into two subsets of vertices, such that each has size at least (1− γ) |V |2 . That is, we
need to solve an instance of γ-approximate SUBSET SUM on input S = {a`} and
t = |V |2 . However, we do not have enough work space to explicitly keep the list of
integers in S.
We execute the algorithm to solve γ-approximate SUBSET SUM on S = {a`}
and t = |V |2 , by using M3 to compute the value a` when the algorithm needs it.
Note that we only need to solve the decision version, so we can use the linear time
algorithm of Limaye, Mahajan, and Sreenivasaiah [81]. Note that since the values
ai are sizes of subsets of vertices of the graph, we are guaranteed that the value A =∑
i ai is polynomial in |V |. Thus, the space used for solving approximate SUBSET
SUM is always bounded by O(log |V |). Storing the sets W takes O(h log |V |) space,
where h is the size of the smallest γ-balanced separator.
Observe that if G has γ-balanced separators of size h, we are guaranteed to
find a γ-balanced separator of size at most h, and our algorithm does not need to
know the value of h in advance.
Note that our running time is mostly dominated by the time we spend enu-
merating the
(|V |
k
)
possible subsets of size k ≤ h. All other computations take
polynomial time. For graphs with constant size balanced separators our algorithm
finds a minimum size separator in polynomial time and logarithmic space.
Even the simpler problem of finding minimum size component-wise balanced
separators is NP -hard for general graphs [61], and as far as we know, our running
time is comparable to the running time of previously known algorithms to find
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minimum size balanced separators. However, our algorithm is more space efficient
than previous solutions.
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Chapter 8
Relationships among
Computational Measures
In this chapter, we study relationships between various computational measures.
First we define several measures on Boolean circuits, and show how they are related
to each other. Then we describe the construction of oblivious Turing machines by
Pippenger and Fischer [103]. However, the circuit family given by Pippenger and
Fischer was for the purpose of simulating Turing machines by circuits of small size,
and the construction is not suitable to play the pebble game efficiently. So we
modify the construction for the purpose of efficient pebbling. We present a pebbling
strategy on these circuits, which reveal various relationships about simulating time
and space of input-oblivious Turing machines. In addition, our construction also
yields quadratic lower bounds on the simultaneous time and space product of input-
oblivious Turing machines.
8.1 Measures on Boolean Circuits
Recall that in Section 1.1.2 and Section 3.1, we defined the depth and height of a
node, as well as levels and layers of a circuit. We also defined synchronous circuits
and layered circuits. In the following we define the width and breadth of general
circuits. We note that the breadth and width are sometimes used interchangeably
in the literature. When used in the context of layered circuits, usually inputs are
not counted. Note that this corresponds to our definition of breadth.
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We start with two special cases. For synchronous circuits we have the fol-
lowing definition.
Definition 8.1.1. Width of a synchronous circuit Let C be a synchronous
circuit. Then the width of C is the maximum number of gates in the same level.
Similarly, we define the breadth of a layered circuit.
Definition 8.1.2. Breadth of a layered circuit Let C be a layered circuit with
one output. Then the breadth of C is the maximum number of gates in the same
layer.
Equivalently, the width of a layered circuit C is the maximum number of
gates of the same depth, and the breadth of C is the maximum number of gates of
the same height. See Definition 3.1.2. Also note that we do not count circuit inputs
in width and breadth.
Pippenger [106] gave the following definition for the width of general circuits.
Definition 8.1.3. [106] Thickness and width Let C be a Boolean circuit of
depth d with one output. The thickness of the dth level is 1. For 1 ≤ l ≤ d− 1, the
thickness at level l is the number of gates at levels not exceeding l upon which one
or more gates at levels exceeding l depend (as immediate predecessors). The width
of C, denoted by W (C), is the maximum thicknesses over all of its levels. The width
of a Boolean function f , denoted by W (f), is the minimum width over all circuits
computing f .
Similarly, we generalize breadth for general circuits.
Definition 8.1.4. Broadness and breadth Let C be a Boolean circuit of depth
d with one output. The broadness of the 0th layer is 1. For 1 ≤ i ≤ d − 1, the
broadness of the ith layer is the number of gates at layers at least i upon which one
or more gates at layers less than i depend (as immediate predecessors). The breadth
of a Boolean circuit C, denoted by B(C), is the maximum broadness over all layers.
The breadth of a Boolean function f , denoted by B(f), is the minimum breadth
over all circuits computing f .
We define broadness and breadth only for circuits with one output, since
height cannot be defined for multiple-output circuits. As in Definition 8.1.1 and
87
Definition 8.1.2, we do not count circuit inputs when computing thickness and broad-
ness. Also notice that the numbering of levels and layers are different. For circuits
with one output, the output is always in the dth level, where d is the depth of the
circuit, whereas the output is always in the 0th layer.
Lemma 8.1.5. In any circuit with one output, the thickness of each level is at
least the number of gates in that level. In synchronous circuits with one output, the
thickness of each level is equal to the number of nodes in that level.
Proof. Consider the ith level. If i = d, where d is the depth of the circuit, then
the thickness of the ith level is 1 by Definition 8.1.3. Suppose 1 ≤ i ≤ d − 1. In a
circuit with one output, every gate in the ith level is used by at least one gate in
the (i+ 1)th level. Then the claim follows from Definition 8.1.3.
Now consider a synchronous circuit C with one output. Since C is syn-
chronous, every wire is between adjacent levels by Lemma 3.1.4. Let d be the depth
of C. Our claim is true for the dth level, since the number of gates and the thickness
of the dth level are both 1. Now let 1 ≤ i ≤ d− 1. Then for the ith level, the only
gates at levels i or less that are used (as immediate predecessors) by gates at levels
i + 1 or more are exactly those gates at level i. So the thickness of the ith level is
the number of gates in the ith level.
The following corollary shows that for synchronous circuits, the two defini-
tions of width in Definition 8.1.1 and Definition 8.1.3 are equivalent.
Corollary 8.1.6. Let C be a synchronous circuit with one output. Let w1 and w2
be the widths defined in Definition 8.1.1 and Definition 8.1.3, respectively. Then
w1 = w2.
Proof. Follows from Lemma 8.1.5, since w1 is the maximum number of gates in any
level, and w2 is the maximum thickness of any level.
Lemma 8.1.7. In any circuit with one output, the broadness of each layer is at least
the number of gates in that layer. In layered circuits with one output, the broadness
of each layer is equal to the number of nodes in that layer.
Proof. Consider the ith layer. If i = 0, then the broadness of the ith layer is 1 by
Definition 8.1.4. Suppose 1 ≤ i ≤ d − 1, where d is the depth of the circuit. By
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Definition 3.1.1 and Definition 3.1.2, every gate in the ith layer is used by at least
one gate in the (i− 1)th layer. Then the claim follows from Definition 8.1.4.
Now consider a layered circuit C with one output. Since C is layered, every
wire is between adjacent layers by Lemma 3.1.6. Let d be the depth of C. Our
claim is true for the 0th layer, since the number of gates and the broadness of the
0th layer are both 1. Let 1 ≤ i ≤ d − 1. Then for the ith layer, the only gates at
layers i or more that are used (as immediate predecessors) by gates at layers less
than i are exactly those gates at layer i. So the broadness of the ith layer is the
number of gates in the ith layer.
The following corollary implies that for layered circuits, the two definitions
of breadth in Definition 8.1.2 and Definition 8.1.4 are equivalent.
Corollary 8.1.8. Let C be a layered circuit with one output. Let b1 and b2 be the
breadths defined in Definition 8.1.2 and Definition 8.1.4, respectively. Then b1 = b2.
Proof. Follows from Lemma 8.1.7, since b1 is the maximum number of gates in any
layer, and b2 is the maximum broadness of any layer.
In general, the width and breadth could be different for a fixed circuit. Fig-
ure 8.1 is a simple circuit whose width is linear in the input length but the breadth
is a constant (the omitted gate type is not important for our purpose). This is
the main motivation for the definition of breadth, since for example we can use the
smaller of the two measures for a pebbling strategy.
However, the following lemma shows that the width equals the breadth if the
given circuit is synchronous.
Lemma 8.1.9. Let C be a synchronous circuit with one output. Let w and b be the
width and breadth of C, respectively. Then we have w = b.
Proof. We shall prove that the ith level of C is the (d − i)th layer of C, where d
is the depth of C. Since for synchronous circuits, the width and breadth are the
maximum size of levels and layers, respectively, the lemma follows.
Let li and λi be the ith level and layer of C, respectively. Let g be any node
in li. Since C is synchronous, C is also layered by Lemma 3.1.7. Then every path
from any input to g has length i, and every path from any input to the output has
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Figure 8.1: A circuit with constant breadth but linear width
length d. So every path from g to the output has length d− i. Therefore g ∈ λd−i,
and we have li ⊆ λd−i.
Now let g be any node in λd−i. Since C is layered, every path from g to the
output has length d − i. Also, since C is synchronous, every path from any input
to the output has length d. So every path from any input to g must have length i,
which means g ∈ li. So we have λd−i ⊆ li.
A circuit is internally synchronous if any wire between two gates are between
adjacent levels. An internally synchronous circuit may not be synchronous, since
we could have a wire from an input to a gate of depth more than 1. The following
lemma generalizes Lemma 8.1.9, that the breadth and the width are the same if the
circuit is internally synchronous.
Lemma 8.1.10. Let C be a Boolean circuit with one output of width w and breadth
b. If for every wire (g, h) between two gates g, h, g and h belong to adjacent levels,
then w = b.
Proof. Let d be the depth of C. Let G be the DAG obtained from C if we remove
all input nodes whose height is not d. So every source node (node with in-degree 0)
in G has height d. Notice that the definitions of width and breadth are well-defined
for any DAG, so let B(G) and W (G) be the breadth and width of G, respectively.
Since we do not count input nodes when calculating the thickness and broadness of
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C, we have B(C) = B(G) and W (C) = W (G). Then by similar arguments in the
proof for Lemma 8.1.9, we have w = b.
The following theorem shows that the breadth is always at most the width
of a given circuit.
Theorem 8.1.11. Let C be a Boolean circuit with one output. Then B(C) ≤W (C).
Proof. Let l0, . . . , ld be the levels of C. If every wire connecting two gates is between
adjacent levels, then B(C) = W (C) by Lemma 8.1.9. So let (g, h) be a wire such
that g and h are both gates, and g, h belong to the ith and jth level, respectively,
where j > i + 1. Observe that for each level in li, li+1, . . . , lj−1, (g, h) contributes
exactly one to the thickness of that level. So if we interpolate (g, h) by adding
j − i − 1 copy gates (∨ gate with two same inputs, for example), then we do not
increase the thickness of the levels.
Apply this interpolation for every wire between non-adjacent levels. Let C ′
be the circuit obtained. Since the thickness of levels does not change, we have
W (C ′) = W (C). We only add gates, the broadness cannot decrease. Since the
broadness of layers cannot decrease, we have B(C ′) ≥ B(C). By Lemma 8.1.9, we
have B(C) ≤ B(C ′) = W (C ′) = W (C).
Corollary 8.1.12. For any Boolean function f : {0, 1}n → {0, 1}, we have B(f) ≤
W (f).
The following lemma relates the total fanout of the gates in a level to the
width of the circuit.
Lemma 8.1.13. Let li be the ith level of a Boolean circuit C with one output. Then
the sum of the fanouts of gates in li is at most triple the width of C. In particular,∑
g∈li
fanout(g) ≤ 3W (C).
Proof. Let Ei = {(g, h) : g ∈ li} be the set of all wires originating from li. Then Ei
is the disjoint union of
Ei1 = {(g, h) : g ∈ li, h ∈ li+1}
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and
Ei2 = {(g, h) : g ∈ li, h ∈ lj , j > i+ 1}.
For Ei1, since each gate h ∈ li+1 has fanin 2, we have |Ei1| ≤ 2|li+1| ≤ 2W (C) by
Lemma 8.1.5.
Now consider Ei2. Let k be
k = min{j : ∃(g, h), g ∈ li, h ∈ lj , j > i+ 1}.
So the kth level is the closest level to the ith level such that there is a “jump”
between the two levels. Since every wire in Ei2 connects a gate in li to the kth level
or higher, the width of the (k − 1)th level is at least |Ei2|. Then we have
|Ei| = |Ei1|+ |Ei2| ≤ 3W (C).
Given a graph G and an embedding of G into the plane, a crossing happens
when an edge intersects another edge in this embedding. Intuitively, the number
of crossings is a good measure to see if a graph is “close” to planar. The following
lemma formalizes the intuition. See Wegener [146] for the proof.
Lemma 8.1.14. (Credited to McColl in Wegener [146]) Let C be a Boolean circuit
of size s such that C has c crossings in some embedding. Then there exists a planar
circuit Cp simulating C such that the size of Cp is at most s+ 3c.
The following theorem relates planarity to the breadth and width of a circuit.
Theorem 8.1.15. Let C be a Boolean circuit with one output of size s, breadth b,
and width w. Let t be the size of the maximum planar subgraph of C. Then there
is an embedding such that the number of crossings is at most O((s− t) min(b, w)) =
O((s− t)b).
Proof. We first prove that the number of crossings is O((s − t)w). The proof for
O((s− t)b) is similar. The theorem then follows from Theorem 8.1.11.
Let H be any planar subgraph of C of size t, so that adding any edge to H
will yield crossings. Let li be the ith level in C. Let (g1, g2) be any edge in C but
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not in H, and let g1 and g2 be in the ith and jth level, respectively. Then there are
two kinds of wires (g1, g2) might intersect.
1. Wires (h1, h2) such that h1 ∈ lp and h2 ∈ lq, where p ≤ i and i + 1 ≤ q ≤ j.
Then the number of such crossings is at most the thickness of li.
2. Wires (h1, h2) such that h1 ∈ lp and h2 ∈ lq, where i ≤ p ≤ j − 1 and q ≥ j.
Then the number of such crossings is at most the thickness of lj−1.
It is easy to see that there is an embedding in which (g1, g2) does not intersect wires
(h1, h2) such that h1 ∈ lp and h2 ∈ lq, where p < i and q > j, or p > i and q < j,
since (g1, g2) either “encloses” (h1, h2) or vice versa.
So the wire (g1, g2) will intersect at most 2w wires. The number of such
(g1, g2) is at most s− t, so the number of crossings is O((s− t)w).
8.2 The Relationships among Breadth, Width, Space,
and Pebble Games
Our goal in this section is to relate various computational resources. In particular,
we will be interested in resources related to the space complexity, including the
breadth and width of a circuit defined in Section 8.1, and the pebble games defined
in Section 2.1. We will use the fact that languages decided in simultaneous time t(n)
and space s(n) can be decided by circuit families of size O(t(n) log(n+ s(n))). This
result was given by Schnorr [124] based on the result by Pippenger and Fischer [103].
Also see Theorem 8.3.1 and Theorem 8.3.9 in later sections for the construction.
The following theorem says that the breadth and the width of a Boolean
function cannot be too big in terms of its space complexity and input length. It also
shows an interesting symmetry between the width and breadth of Boolean functions.
Theorem 8.2.1. Let f : {0, 1}n → {0, 1}, and let s(n) ≥ log n be the space
complexity of f on Turing machines. Then we have B(f) = O(min(n, s(n))) and
W (f) = O(max(n, s(n))).
Proof. We shall assume familiarity with Cook’s table method [24] for translating
the computations of Turing machines into Boolean circuits. See Chapter 8 in Pa-
padimitriou [100] for a recent treatment of this topic.
93
B(f) = O(n) Construct a formula F by any DNF of f . For each conjunction, we
construct the most unbalanced formula for the conjunction (i.e. each gate takes at
least one input bit). Then we construct another similar unbalanced formula for the
disjunction, where the inputs in this chain are the formulas for the conjunctions.
Then the resulting formula has breadth O(n). Notice that the width of F can be
very large. If each conjunction has the same size, then the width will be the size of
the disjunction, which can be as large as Ω(2n).
B(f) = O(s(n)) Our construction involves the storage-access function. It is also
known as the addressing function. This is a well-studied function. We give a special
circuit implementation of the storage-access function.
Lemma 8.2.2. Given x = x1...xn and 1 ≤ k ≤ n, there exists a circuit of O(log n)
breadth that outputs xk.
Proof. Notice that xk can be computed by the following expression,
xk = ∨ni=1EQ(i, k) ∧ xi,
where EQ(i, k) outputs true if i equals k, and false otherwise. Note that EQ(i, k) can
be computed by a circuit of O(log n) breadth, by considering the most unbalanced
tree-like circuit comparing each bit of i and k. To compute xk in O(log n) breadth,
simply put a suitable number of dummy gates to separate each subcircuit computing
EQ. We also use dummy gates to copy the O(log n) bits representing k to be
accessible to the next EQ circuit. Thus xk can be computed by a circuit of breadth
O(log n).
We now show that B(f) = O(s(n)). Let M be a deterministic Turing
machine with space complexity s(n). It is easy to see that M can be modified
such that in each computation step, M also writes the location of its input head
on the work tape. Let M ′ be this machine modified from M . Then M ′ uses
O(s(n) + log n) = O(s(n)) space. Now we apply the table method on M ′, but
on its work tapes only. We use Lemma 8.2.2 to compute the input bit used in each
step. To keep the breadth of M ′ small, we use a suitable number of dummy gates to
separate each subcircuit corresponding to each computation step of M ′. Thus the
breadth of the final circuit is O(s(n) + log n) = O(s(n)) for s(n) ≥ log n.
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W(f) = O(max(n, s(n))) Let M be a deterministic Turing machine with space
complexity s(n). Let C be the Boolean circuit obtained by applying the classical
table method to M . We add copy gates to C such that there are no wires between
non-adjacent levels. Then the resulting circuit is synchronous, and the width is
linear in the number of columns in the table, which is O(n + s(n)). So we have
W (f) = O(n+ s(n)) = O(max(n, s(n))).
Notice that the width of a circuit is not necessarily upper-bounded by the
space complexity of the function computed by the circuit. An example is Figure 8.1.
It can be computed in log space, but the width of the circuit is linear in the input
length. Also notice that by Borodin’s theorem [11] (Theorem 1.2.1), we can simulate
a depth d circuit by a space O(d) Turing machine. This implies B(f) = O(D(f))
under sufficient uniformity assumptions.
The following theorem says that if the circuit has small breadth, then we
have an efficient one-person pebbling strategy.
Theorem 8.2.3. Let C be a Boolean circuit with one output of breadth b. Let p1
be the minimum number of pebbles used in the one-person pebble games. Then we
have p1 ≤ 2b+ 2.
Proof. Since we do not count inputs with respect to the broadness of layers or the
thickness of levels, we cannot pebble all the input nodes at the beginning of the
game. Instead, we only pebble the input nodes when necessary, and remove the
pebbles on the input nodes as soon as they are not needed.
Let d be the depth of the circuit C. The pebbling strategy is defined as
follows.
1. For a gate g in the (d− 1)th layer, we pebble g by first pebbling the inputs of
g (which must be inputs of C), pebble g, and then remove the pebbles on the
inputs of g. Repeat until every gate in the (d− 1)th layer is pebbled.
2. For each i from d − 2 to 0, the strategy has two phases. In the first phase,
we pebble the gates in the ith layer. If a gate g to be pebbled has an input
that is an input of C, then we first pebble that input, and remove the pebble
on the input as soon as g is pebbled. In the second phase, we remove pebbles
on gates that are not used by gates in layers less than i. While each gate
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belongs to exactly one layer, a gate may be counted towards the breadth of
several layers. If a pebbled gate is used by gates in layers less than i, then we
need the gate to remain pebbled in order to pebble gates in layers less than i.
Therefore we do not remove pebbles on these gates in the second phase.
For the (d−1)th layer, the strategy uses at most b+2 pebbles. Now consider
layers from d − 2 to 0. Note that during the first phase, we have at most 2b + 2
pebbles on C. After the second phase, the pebbled gates are exactly those gates at
layers at least i that are used by gates at layers less than i. That is, the number of
pebbled gates is the broadness of the ith layer, which is at most b. Thus we have
p1 ≤ 2b+ 2.
The following theorem says that if the circuit has small breadth, then we
have an efficient two-person pebbling strategy.
Theorem 8.2.4. Let C be a Boolean circuit with one output of breadth b and depth
d. Let p2 be the minimum number of pebbles used in the two-person pebble games.
Then we have p2 = O(b log
d
b ) if b < d/2, and p2 = O(b) otherwise.
Proof. Suppose that b ≥ d/2, then in each round the pebbler simply pebbles the two
immediate predecessor of the currently challenged node. Then we have p2 = O(b).
Now suppose that b < d/2. For 1 ≤ i ≤ d− 1, define the cut Li to be the set
of gates in layers at least i that are used by at least one gate in layers less than i. We
also define L0 to be the set consisting of the output gate. Then by Definition 8.1.4,
|Li| is the broadness of the ith layer. It is easy to see that every path from a gate
in a layer at least i to a gate in a layer less than i must contain a gate in Li, which
is why we refer to the sets Li as cuts. Note that the sets Li may overlap. Define
the j-th block of C to be
Bj = {Ljx, Ljx+1, . . . , L(j+1)x−1}.
That is, Bj consists of the consecutive cuts Ljx to L(j+1)x−1, inclusively. Now we
define a two-person pebbling strategy as follows. The strategy has two phases. In
the first round of the first phase, the challenger challenges the output of C, which
is in the first cut of the first block B0. Then the pebbler pebbles the first cut of
the middle block, i.e. the first cut Lmx in Bm, where m =
1
2d dxe. If the challenger
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stays, then the pebbler pebbles the first cut of the middle block between B0 and
Bm. Otherwise the pebbler pebbles the first cut of the middle block between Bm
and Bd d
x
e. The two players proceeds as above until the first cut of the block closest
to the challenger is pebbled, that is until the challenger is located in a block Bj
such that the first cut of the block Bj+1 is pebbled. Then the game enters the
second phase. In each round of the second phase, the pebbler simply pebbles the
two immediate predecessors of the currently challenged node. It is easy to see that
the pebbler will eventually win the game.
Now we count the number of pebbles used. In the first phase, since there are
at most logd dxe rounds and b pebbles are used in each round, the number of pebbles
used in the first phase is O(b logd dxe). For the second phase, the pebbler uses 2x
pebbles. Thus the total number of pebbles used is
O(b logdd
x
e) + 2x = O(b log d
b
)
if we let x = b.
Intuitively, a Turing machine M can evaluate a uniform circuit level-by-level
or layer-by-layer, and the number of gate values M to remember is at most the
width or the breadth multiplied by the log of the circuit size (to identify a node).
However, it is slightly more complicated to implement this idea within the given
space bound.
Theorem 8.2.5. Let L be a language decided by a uniform circuit family, and let
Cn be the Boolean circuit with one output for L on inputs of length n. Let h(n) be the
space complexity to generate the description of Cn together with the height of each
gate. Let b(n), d(n), and z(n) be the breadth, depth, and size of Cn, respectively.
Let s(n) be the space complexity of L. Then we have
s(n) = O(h(n) + min(d(n), b(n) log z(n))).
We already have s(n) = O(h(n) + d(n)) by Theorem 1.2.1, so we only need
to show s(n) = O(h(n) + b(n) log z(n)).
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Proof. Let l(i) be the ith layer of Cn, and let λ(i) be the gates contributing to the
broadness of the ith layer. So we have l(0) = λ(0) (the output).
First we describe how the Turing machine M utilizes its work tapes when
evaluating a node g ∈ C. The evaluation of Cn can be done without writing the
whole circuit description of Cn on the tape, by the standard space-bounded com-
position of functions. Then the total space required is the space for the evaluation,
plus the space to generate the circuit description.
If g is an input node, then M searches for the value on the input tape. If
g is a gate, then M searches for g’s predecessors on the work tape (assuming the
values of g’s predecessors are already there) or on the input tape (if the predecessor
of g is an input node), and computes g accordingly. In both cases, once M has g’s
value, M will write down g’s record. The record of g is defined as the name of g,
the height of g, and the value of g, which uses log z(n), log d(n) ≤ log z(n), and 1
bits, respectively. So we need 2 log z(n) + 1 bits to store the record of g.
Now we describe how M evaluates Cn. Given 0 ≤ i ≤ d(n) − 1, we define
a machine M ′ to generate l(i) as follows. M ′ uses space h(n) to generate the
description of Cn and the height of each gate, and outputs gates whose height is i.
In the beginning M uses M ′ to generate l(d(n)−1), which is the (d(n)−1)th
layer. Since the two inputs to each gate g in the (d(n)− 1)th layer are inputs of Cn,
M can look up their values and compute the value of g. M writes down the records
of all gates in the (d(n)−1)th layer on the work tape. Next for i from d(n)−2 to 0,
M uses M ′ to generate l(i), evaluates gates in l(i) using records on the work tape,
and writes down the records of gates in l(i). M then checks for each gate g ∈ l(j)
whose record is on the work tape, where j ≥ i + 1. If g has a parent in l(k) where
k < i, then M keeps the record of g on the work tape. Otherwise suppose that every
parent of g is in l(k) where k ≥ i. Then M deletes the record of g on the work tape,
since the record of g will not be used in subsequent computations. It is easy to see
that after M has processed every such gate g, the number of records on the work
tape is the broadness of l(i).
For the space used, each record uses O(log z(n)) bits, and there are at most
b(n) records. Thus M uses O(h(n) + b(n) log z(n)) bits, where h(n) is used to
generate the description of Cn and the height of each gate.
We write DTiSp(t(n), s(n)) to denote the class of languages decided by de-
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terministic Turing machines in time t(n) and space s(n) on inputs of length n. Then
Theorem 8.2.5 implies the following corollary.
Corollary 8.2.6. Let L be a language decided by a uniform circuit family, and let
Cn be the Boolean circuit with one output for L on inputs of length n. Let t(n) and
h(n) be the time and space, respectively, to generate the description of Cn as well as
the height of each gate. Let z(n) and b(n) be the size and breadth of Cn, respectively.
Then we have
L ∈ DTiSp(b(n)t(n)z(n) + b(n)z2(n) log z(n), h(n) + b(n) log z(n)).
Proof. We show that the machine M in Theorem 8.2.5 runs in time O(b(n)t(n)z(n)+
b(n)z2(n) log z(n)) and space O(h(n)+b(n) log z(n)). The space bound follows from
Theorem 8.2.5. Let d(n) ≤ z(n) be the depth of Cn. For the time bound, first ob-
serve that generating l(i) takes O(t(n) + z(n) log d(n)) time, where O(z(n) log d(n))
is used to check if the gates has height i ≤ d(n). Evaluating one gate in l(i) takes
O(b(n) log z(n)) time, since we may need to scan the whole work tape to retrieve the
values of its two children, and M uses O(b(n) log z(n)) space on the work tape. So
evaluating all gates in l(i) takes O(b2(n) log z(n)) time, since we have |l(i)| ≤ b(n)
by Lemma 8.1.7. Given a gate g ∈ l(i), it takes O(t(n)+z(n) log d(n)) time to check
the heights of all parents of g, where log d(n) time is used to check the height of
each gate. Then checking the parents of all gates whose records is on the work tape
takes O(b(n)(t(n) + z(n) log d(n))) time. Since there are d(n) layers, the total time
is
d(n)O(t(n) + z(n) log d(n) + b2(n) log z(n) + b(n)(t(n) + z(n) log d(n)))
= d(n)O(b(n)t(n) + b(n)z(n) log z(n))
= O(b(n)t(n)z(n) + b(n)z2(n) log z(n)).
We conclude this section with the relationship between the one person pebble
game and space complexity. We start with the direction of simulating space-bounded
computations by the one person pebble game.
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Corollary 8.2.7. Let L be any language in SPACE(s(n)), where s(n) ≥ log n.
Then there exists a circuit family with one output for L such that the one-person
pebble game on C uses O(s(n)) pebbles, where C is a circuit with input length n.
Proof. By Theorem 8.2.1, we know that there exists a circuit family for L such that
each circuit has breadth s(n). The claim then follows from Theorem 8.2.3.
For the direction of simulating the one-person pebble game by space-bounded
computations, one concern is that in the pebble game, the pebbler does not have
any computational limitation. This raises problems when we try to evaluate the
circuit by the pebbling strategy. For example, if the pebbler’s strategy is to pebble
the smallest separator and proceed recursively, then it is unlikely that we can use
this strategy to find a polynomial time algorithm to evaluate the circuit. This is
because finding the minimum graph separator in general is NP-hard (Hyafil and
Rivest [61], also see Chapter 3 of Rosenberg and Heath [117]). So the existence of
the pebbling strategy does not necessarily mean the strategy can be computed by a
Turing machine. This motivates the following definition.
Definition 8.2.8. Given a Boolean circuit C with one output, a pebbling strategy is
a sequence of moves, where each move is represented by 1 + log |C| bits. The log |C|
bits are used to denote a gate, and the extra one bit is used to denote placing or
removing a pebble on that gate. We say that a pebbling strategy on C is h(n)-
uniform if there exists a deterministic Turing machine M such that, on input C,
the pebbling strategy is written on the output tape after M halts. Furthermore, M
uses O(h(n)) space on the work tapes.
The notion of a h(n)-uniform pebbling strategy does not impose great re-
strictions when design strategies in practice. In fact, the pebbling strategies in [25],
[102], [59] (one-person pebble games), and [34], [141] (two-person pebble games) are
all uniform.
Theorem 8.2.9. Let L be a language decided by an h1(n)-uniform Boolean circuit
family with one output, and let Cn be the circuit of size z(n) in the family for inputs
of length n. Let p1(n) be the minimum number of pebbles to pebble the output of Cn by
an h2(n)-uniform strategy in the one-person pebble game. Then L ∈ SPACE(s(n)),
where s(n) = O(h1(n) + h2(n) + p1(n) log z(n)).
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Proof. Let Mp be the Turing machine computing the pebbling strategy. We shall
design a Turing machine M such that M computes f in space O(h1(n) + h2(n) +
p1(n) log z(n)). Since Cn is uniform, M first runs Mp and feeds the description of
Cn to Mp when necessary. M pauses Mp as soon as Mp writes a move on Mp’s
output tape (which is simply another work tape of M). Then the Turing machine
M computes f according to the move as follows:
• If the move places a pebble on a node, then M computes the value of that
node and writes down the record for that node on its tape, where the record
consists of the name and the value of the node.
• If the move removes a pebble on a node, then M deletes the record for that
node and rearranges the records such that the records of all nodes are con-
tiguous.
By the rules of the pebble game, the pebbler can only put a pebble on a gate when
the gate’s predecessors both have pebbles on them. So M can simply scan its work
tape for the values of the predecessors, and compute the gate’s value accordingly.
Also, after M deletes a record, M needs to put the remaining records together, so
that the records are not scattered over the work tape.
For the space complexity of M , the record for each node needs 1 + log z(n)
bits, where log z(n) bits are used for the name of the node, and 1 bit is used to
store the value of that node. Therefore at most p1(1 + log z(n)) bits are used on the
work tape for the strategy. Thus the space complexity is h1(n) + h2(n) + p1(n)(1 +
log z(n)) = O(h1(n) + h2(n) + p1(n) log z(n)).
8.3 Simultaneous Time and Space of Input-Oblivious
Turing Machines
8.3.1 The Construction of Oblivious Turing Machines
The following theorem was given by Pippenger and Fischer [103], which simulates
a Turing machine by a family of Boolean circuits.
Theorem 8.3.1. [103] Let L be a language with time complexity t(n) on a multi-tape
Turing machine. Then there exists a family of circuits for L with size O(t(n) log t(n)).
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To prove the above theorem, Pippenger and Fischer used the notion of obliv-
ious Turing machines, which was introduced by Fischer, Meyer, and Rosenberg [37].
Definition 8.3.2. [37] A Turing machine is called oblivious if for any given tape,
the sequence of its head moves is the same for all inputs of the same length.
Pippenger and Fischer [103] showed that we can simulate a multi-tape Turing
machine by an oblivious Turing machine without too much cost in running time.
Theorem 8.3.3. [103] Let M be a Turing machine with one read-only input tape, k
work tapes, and one output tape. Let t(n) ≥ n be the time complexity of M on inputs
of length n. Then there exists an oblivious Turing machine M ′ with one read-only
input tape, two work tapes, and one output tape such that M ′ simulates M with time
complexity O(t(n) log t(n)).
Since our results in the following sections heavily depend on Fischer and
Pippenger’s result, we need to describe their construction in details. This is done
in the following two lemmas. In the first lemma, we design a Turing machine M1
simulating M such that M1 is oblivious only on its input and output tapes, and
may or may not be oblivious on its work tapes. In the second lemma, we design a
Turing machine M2 simulating M1 such that M2 is oblivious on all its work tapes,
and behaves exactly the same as M1 on the input and output tapes. Therefore the
oblivious Turing machine M2 simulates M . The proof for their correctness can be
found in Pippenger and Fischer [103], Wegener [146] and Vollmer [143].
We begin by the following definition.
Definition 8.3.4. Let f be a function from non-negative integers to non-negative
integers. We say that f is a proper complexity function if f is non-decreasing, and
there exists a Turing machine M such that on input x, M writes 1f(|x|) (f(x) number
of 1’s) to the output tape using time O(|x| + f(|x|)) and space O(f(|x|)). We will
usually only consider proper complexity functions unless stated otherwise.
Lemma 8.3.5. [103] Let M be a Turing machine with one read-only input tape, k
work tapes, and one output tape. Let t(n) ≥ n be the time complexity used by M on
inputs of length n such that t(n) is a proper complexity function. Then there exists
another Turing machine M1 simulating M with running time O(t(n)), such that M1
is oblivious only on its input and output tapes.
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Note that M1 may or may not be oblivious on its work tapes.
Proof. Let x ∈ {0, 1}n be the input, so the running time of M on x is t(|x|) We
will construct a Turing machine M1 such that M1 has one input tape, k + 3 work
tapes, one output tape, and M1 is oblivious on its input and output tapes (may or
may not be oblivious on the work tapes). In the beginning, M1 copies the input x
from its input tape to its first work tape. This can be done obliviously. Then M1
simulates M for t(|x|) steps. Recall that t() is a proper complexity function. Then
this step can be done by running the Turing machine witnessing t(|x|) on the second
work tape of M1, and treats the first and third work tapes as the input and output
tape of M , respectively. M1 uses the other k work tapes as if they were the k work
tapes of M . Furthermore, we require that M1 does not move the heads of its own
input and output tapes during this simulation. After the simulation, the contents
on M1’s third work tape are copied to the output tape of M1. This can also be done
obliviously. Therefore M1 is oblivious on its input and output tapes.
The space complexity of M1 can be itemized as follows. The extra three
work tapes of M1 use space n, t(n), and u(n), respectively, where u(n) ≤ t(n) is the
output length of M . The remaining k work tapes of M1 use the same space as M ’s
k work tapes.
Now we shall simulate M1 by a Turing machine with work tapes infinite on
both directions. This slight change in the machine model simplifies notations in the
next section when we construct the corresponding family of circuits.
Lemma 8.3.6. [103] Let M1 be the Turing machine as in Lemma 8.3.5. That is, M1
is oblivious on its input and output tapes. Let t(n) ≥ n be the time complexity of M1
on inputs of length n. Then there exists a Turing machine M2 with two-way-infinite
work tapes such that, M2 simulates M1 with time complexity O(t(n) log t(n)), M2
has two work tapes, and M2 is oblivious on all tapes.
Proof. We shall describe the construction of M2 but not the proof of correctness.
See Pippenger and Fischer [103], Wegener [146], or Vollmer [143] for a complete
proof.
Let Σ1 be the alphabet of M1. Since the input and output tapes of M1 are
already oblivious, we let M2 move exactly the same as M1 on the input and output
tapes. The head movements of M2’s work tapes are defined as follows. The first
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work tape of M2 is infinite on both sides. We will partition the first work tape of M2
into k channels, one channel for each work tape of M1. Furthermore, each channel
has three tracks, and each entry in a track could have any symbol in Σ1 ∪ {#},
where # is a new symbol not in Σ1. So each symbol on this work tape of M2 is a
tuple in (Σ1 ∪ {#})3k. Given a fixed channel c and i ∈ 0, 1, 2, the ith track in the
cth channel is divided into blocks Bc,i,j , where
• Bc,i,0 contains position 0 of track i in channel c (of the first tape of M2);
• if j > 0, then Bc,i,j contains the 2j−1 positions 2j−1, . . . , 2j − 1;
• if j < 0, then Bc,i,j contains the 2|j|−1 positions −(2|j| − 1), . . . ,−2|j|−1.
Note that if j > 0, then the size of Bc,i,j is twice the size of Bc,i,j−1. If j < 0, then
the size of Bc,i,j is half the size of Bc,i,j−1.
Let the segment Sc,j consist of the blocks Bc,0,j , Bc,1,j , and Bc,2,j . Note that
Sc,0 contains partial contents of the 0th cell in the first work tape of M2, Sc,1 contains
partial contents of the first cell in the first work tape of M2, Sc,2 contains partial
contents of the second and third cells in the first work tape of M2, Sc,3 contains
partial contents of the fourth to the seventh cells in the first work tape of M2, and
so on. We classify blocks and segments into the following types. See Figure 8.2 for
an example.
• A block is called empty if it only contains #’s.
• A block is called full if it does not contain any #’s.
• A segment is called clean if the segment has either 1 or 2 full blocks
Observe that at the beginning of the simulation, all blocks on channels except
the first channel are either full or empty, and all segments on channels except the
first channel are clean, since they correspond to the empty work tapes of M1. Now
consider the first channel, which corresponds to the input tape of M1. Assume that
the input length is a power of 2 (otherwise we can pad the input to the nearest
power). For the first channel, since it contains the input x, we can make a one-time
scan of the first channel in the beginning such that every block in the 0th track of
the first channel is full, and every block in the other two tracks of the first channel
is empty. That is, every segment in the first channel has exactly one full block.
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track 1
track 2
track 0Bc,0,0
Bc,1,0
Bc,2,0
Bc,0,1
Bc,1,1
Bc,2,1
Bc,0,−1
Bc,1,−1
Bc,2,−1
Bc,0,2
Bc,1,2
Bc,2,2
Bc,0,−2
Bc,1,−2
Bc,2,−2
cth channel
Figure 8.2: The first work tape of M2
Our goal is to construct a program sim(m) that simulates 2m steps of M1.
Before we define sim(m), we require that the following invariant holds after each
sim(m).
1. Each block is either full or empty.
2. The contents of the cth tape of M1 after t computation steps can be read
after t simulation steps by reading the full blocks Bc,i,j according to the lexi-
cographical order on the pairs (j, i).
3. The head of M2’s first work tape scans cell 0, which contains segments Sc,0
for all c. In the first track of each channel in this cell is the information that
M1 reads at that time.
4. During the 2m simulation steps the head of M2’s first work tape only visits
the segments Sc,−(m+1), . . . , Sc,m+1 for the cth channel. At the end of the sim-
ulation, Sc,−m, . . . , Sc,m are clean, and the number of full blocks of Sc,−(m+1)
and Sc,m+1 is at most by 1 larger or smaller than before the simulation.
All conditions are satisfied at the beginning of the simulation. We claim
that sim(0) can be performed obliviously by the following argument. M2 knows
the state q of M1 and reads in the first track of each channel the same information
a0, . . . , ak−1 as M1 reads in. Let δ(q, a0, . . . , ak−1) = (q′, b0, . . . , bk−1, d), where δ is
the transition function of M1, and d is either L (left), R (right), or N (no move).
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M2 remembers q
′ in its finite control, and replaces Bc,0,0 by bc. Now we have two
cases.
1. If d = L, then the letters in Bc,0,0 and Bc,1,0 are transferred to Bc,1,0 and
Bc,2,0, respectively. The letter in the last full block of Sc,−1 is then transferred
to Bc,0,0. Now suppose that Bc,2,0 becomes full, then the letters in Bc,0,1 and
Bc,1,1 are transferred to Bc,1,1 and Bc,2,1, respectively. The letter in Bc,2,0 is
then transferred to Bc,0,1.
2. If d = R, then the letter in Bc,0,0 is transferred to the last empty block of
Sc,−1, and the letters in Bc,1,0 and Bc,2,0 are transferred to Bc,0,0 and Bc,1,0,
respectively. Suppose now that Bc,0,0 becomes empty, then the two letters in
Bc,0,1 are transferred to Bc,0,0 and Bc,1,0. The letters in Bc,1,1 and Bc,2,1 are
then transferred to Bc,0,1 and Bc,1,1, respectively.
Notice that all operations are possible because by assumption Sc,−1, Sc,0,
and Sc,1 are all clean in the beginning. Since M2 does not know d in advance, M2
performs all above operations, but only actually writes down the correct symbols.
After the operations are done, M2 moves the head back to position 0.
We define sim(m) for m > 0 by
sim(m) := sim(m− 1); clean(m); sim(m− 1); clean(m),
where clean(m) is used to make the segments Sc,−m and Sc,m clean for all channels
and is defined as follows. To clean Sc,m, the head moves to the right until it reaches
the first cell of Sc,m (this can be done using a counter on another work tape). There
are three cases.
1. Sc,m is clean. Then M2 does not do anything.
2. All blocks of Sc,m are empty. Then the first block of Sc,m+1 is broken into two
pieces and transferred into the first two blocks of Sc,m, and the information in
Bc,1,m+1 and Bc,2,m+1 are transferred into Bc,0,m+1 and Bc,1,m+1, respectively.
3. All blocks of Sc,m are full. Then the last two full blocks of Sc,m are concate-
nated and transferred into Bc,0,m+1, and the original information in Bc,0,m+1
and Bc,1,m+1 are transferred into Bc,1,m+1 and Bc,2,m+1, respectively.
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We apply similar procedures to clean Sc,−m.
Notice that M2 can determine which case is true by just checking a single
cell of Sc,m. Since M2 does not know which case is true in advance, M2 performs all
cases but only writes down the correct symbols. By the recursion tree of sim(m),
sim(m) consists of 2m sim(0) simulation steps, and the tth sim(0) is followed by
clean(1), . . . , clean(l), where
l =
{
max{r| 2r−1 divides t} if t 6= 2m
m if t = 2m
(8.1)
Since sim(0) and clean(m) can be implemented obliviously, the program
sim(dlog t(n)e) is the oblivious Turing machine M2 simulating M1.
Lemma 8.3.7. [103] Let M , M ′, and t(n) be defined as in Theorem 8.3.3, and
let s(n) ≥ log n be the space used by M . Then the work tapes of M ′ is utilized as
follows.
• On the first work tape, M ′ uses O(n), O(t(n)), and O(t(n)) spaces in the
first three channels for the input, witnessing Turing machine (yardstick), and
output, respectively. M ′ uses O(s(n)) for the remaining channels on the first
work tape.
• On the second work tape, M ′ uses at most O(s(n) + log s(n)) cells, where
O(s(n)) is used to transfer information between blocks in the clean(m) pro-
gram, and log s(n) is used for the counter.
Proof. Follows immediately from the proofs for Lemma 8.3.5 and Lemma 8.3.6.
The following property of oblivious Turing machines will be useful later.
Lemma 8.3.8. [143] Let M , M ′, and t(n) be defined as in Theorem 8.3.3, and let
s(n) ≥ log n be the space used by M . Let k ≤ log s(n) be any positive integer. Then
M ′ calls the subprogram clean(k) for t(n)/2k−1 number of times.
Proof. Without loss of generality, assume that t(n) is a power of 2. By Equation 8.1,
on input x, M ′ calls clean(k) at the following times:
2k−1, 2 · 2k−1, 3 · 2k−1, · · · , t(|x|).
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Then the number of times that M ′ calls clean(k) is t(|x|)/2k−1.
8.3.2 Circuit Families from Oblivious Turing Machines
The classical method to convert Turing machines to Boolean circuits is the table
method (see [100] Chapter 8). We could try to apply the table method directly
to the M ′ in Theorem 8.3.3. However, the problem is that in the table method,
the size of the rows is at least n + s(n). So the total size of the circuit is at least
t(n)(n+s(n)) ≥ n2 if we assume the Turing machine needs at least linear time. This
yields quadratic increase either in running time or in circuit size, and we need to
avoid quadratic increase. In Theorem 8.3.11 we obtain a construction that overcomes
this problem on input-oblivious Turing machines. Our construction is based on the
following theorem of Schnorr [124]. We slightly modify the construction such that
we obtain circuits of small breadth.
Theorem 8.3.9. [124] Let L be a language with time complexity t(n) and space
complexity s(n) ≥ log n on a deterministic multi-tape Turing machine. Then there
exists a family of circuits for L such that each circuit has size O(t(n) log(n+ s(n))).
Definition 8.3.10. A Turing machine is called input-oblivious if for the input tape,
the sequence of its head moves is the same for all inputs of the same length.
We now show how to simulate input-oblivious Turing machines by circuit
families of small breadth.
Theorem 8.3.11. Let M be an input-oblivious deterministic multi-tape Turing ma-
chine such that on inputs of length n, M runs in time t(n) and space s(n) ≥ log n.
Then there exists a family of circuits simulating M such that each circuit has size
O(t(n) log s(n)), depth t(n), and breadth O(s(n)).
Proof. As in the proof of Lemma 8.3.6, we shall only describe the construction
of Theorem 8.3.9 by Schnorr [124]. See Schnorr [124] and Wegener [146] for the
proof for the size bound. The bounds for depth and breadth will be clear from the
construction below.
Let M be the given input-oblivious Turing machine, and let M ′ be the obliv-
ious Turing machine in Theorem 8.3.3. By Lemma 8.3.7, the first three channels on
108
the first work tape of M ′ contain the input, the witnessing Turing machine of t(n)
(the yardstick), and the output. The output has 1 bit for decision problems, and
may have t(n) bits otherwise. In the case where the output has more than 1 bit,
we simply construct a subcircuit each time M writes a symbol to the output tape,
such that the subcircuit outputs the same value as the symbol. Note that this will
give a multiple-output circuit. The space used on the first two channels are n and
t(n). The second work tape of M ′ contains a counter and a temporary space for the
copy/split/combine operations in the clean(m) subprogram, and the space used on
it is at most O(log s(n) + s(n)).
Notice that, since our goal is to build a circuit simulating M ′ on inputs of
length n, we do not need the witnessing Turing machine to compute the string of
length t(n). Furthermore, since M is oblivious on its input tape, the input bit used
in each step of M is predetermined. So when applying the table method, instead of
using the whole input of length n as in the classic table method, we only need to
insert one particular input bit into each row of the table. Then for the first work
tape of M ′, we only need to consider channels other than the first three, and these
channels use spaces at most O(s(n)).
Now consider the second work tape of M ′. Recall that this work tape is
used in the clean(m) subprogram of M ′, and the space used is at most O(s(n)).
Also recall that the clean(m) subprogram consists of three operations: copy a single
block, combine two blocks into one block, and split one block into two blocks. All
these operations can be easily implemented by a constant-depth circuit with multiple
outputs, since the copy/split/combine operations of channels in a block can be done
in parallel. See Figure 8.3.
Now consider the subcircuits corresponding to the clean(m) subprogram.
Observe that between different subprograms, M ′ simply moves its tape heads to
the target location without changing the work tapes. For example, in clean(m), M ′
simply moves its head from the end of the m-th segment to the beginning of the m-th
segment. So we can ignore subcircuits generated by those rows in the table method
corresponding to these trivial head traversals. Also notice that, in the subprogram
clean(m), after M ′ cleans the segment Sc,m, M ′ will go to the segment Sc,−m. We
can also remove those rows corresponding to this head movement. Furthermore,
since cleaning the two segments Sc,m and Sc,−m are independent, the corresponding
subcircuits can be put in parallel in the resulting circuit.
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Figure 8.3: The subcircuits for sim(0) and clean(m) in the oblivious Turing machine
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Our final modification is that, since M ′ uses O(s(n)) space on its work tapes
excluding the first three channels on the first work tape, there are no more than
dlog s(n)e number of segments in a channel. Thus when constructing the circuit,
we can simply ignore all calls of clean(k) where k > log s(n). Also observe that the
broadness of each layer is O(s(n)), so the final circuit will have breadth O(s(n)).
See Figure 8.4 for an example of the construction. The input x1, . . . , xn are
put inside of each sim(0) subcircuit. All other inputs are constants indicating blank
symbols on the work tapes. For simplicity, we group wires between the same cells
together as one wire. Since the number of wires between the same cells is a constant,
each wire in Figure 8.4 represents a constant number of wires in the actual circuit.
Using Theorem 8.3.3, Cook [26] proved the following result.
Theorem 8.3.12. [26] Let N be a non-deterministic multi-tape Turing machine
running in time O(t(n)) on inputs of length n. Then for each input x, there exists
a circuit C of size O(t(n) log t(n)) such that C on x is satisfiable iff N accepts x.
Proof. (Sketch) First convert N into a deterministic Turing machine M by an aux-
iliary input tape, which stores the non-deterministic choices N will make during
the computation. Using the construction of Theorem 8.3.3, we then have a circuit
family such that each circuit C accepts (x, c) iff M accepts (x, c), where x is the
input to N of length n, and c is the string of length t(n) representing the choices
made by N during the computation. The claim then follows.
Corollary 8.3.13. Let N be an input-oblivious non-deterministic multi-tape Turing
machine such that on inputs of length n, N runs in time t(n) and space s(n). Then
there exists a family of circuits such that each circuit C has size O(t(n) log(n +
s(n) + t(n))), depth t(n), breadth O(s(n)), and C is satisfiable iff N accepts input
x.
Proof. Note that the deterministic machine in Cook’s proof for Theorem 8.3.12 is
oblivious on its auxiliary tape. The claim then follows from Theorem 8.3.11 and
Theorem 8.3.12.
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Figure 8.4: An overview of a sample circuit from the oblivious Turing machine. The
number to the right of each sim(0) subcircuit denotes the computation step of the
oblivious Turing machine simulated by the subcircuit.
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8.3.3 Simultaneous Time and Space Product of Input-Oblivious
Turing Machines, Planar Circuits, and Circuit Depth
In this section, we give two theorems relating simultaneous time and space product
of input-oblivious Turing machines first to planar circuit size, then to circuit depth.
Theorem 8.3.14. Let M be an input-oblivious deterministic multi-tape Turing ma-
chine running in time t(n) and space s(n) on inputs of length n. Then there exists
a family of planar Boolean circuits of size O(t(n)s(n)) simulating M .
Proof. Let C be the Boolean circuit constructed from M in Theorem 8.3.11. We
want to count the number of crossings in C. By Theorem 8.1.15, it is easy to show
that the number of crossings is O(t(n)s(n) log s(n)), since C has size O(t(n) log s(n))
and breadth O(s(n)). The following proof further reduces the number of crossings
to O(t(n)s(n)).
First notice that each subcircuit corresponding to the sim(0) subprogram has
constant number of crossings, since these subcircuits have constant size. So there
are O(t(n)) number of crossings in those subcircuits for all the sim(0) subprograms.
Let k be a non-negative integer. Now we count the number of crossings
in the subcircuits for the clean(k) subprograms. As mentioned in the proof for
Theorem 8.3.9 and Theorem 8.3.11, we only need to consider the case when k ≤
log s(n). The clean(k) subprograms cleans the kth segment, so it manipulates data
in the kth and (k + 1)th segments, which have 2k−1 + 2k = θ(2k) cells in total. So
the number of crossings in the corresponding subcircuit for clean(k) is
2
(
θ(2k)
2
)
= θ(22k).
(It is multiplied by 2 since clean(k) also cleans the (−k)th segment.) By Lemma 8.3.8,
the subcircuit for clean(k) occurs t(n)/2k−1 times. So the number of crossings in
all the clean(k)’s subcircuit is
θ
(
t(n)
2k−1
22k
)
= θ
(
t(n)2k
)
.
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Then the total number of crossings corresponding to all the clean subprograms is
θ
log s(n)∑
k=0
t(n)2k
 = θ(t(n)s(n)).
Thus the number of crossings in C is θ(t(n)s(n)). By Lemma 8.1.14, we can con-
struct a family of planar circuits simulating M with size O(t(n)s(n)).
Theorem 8.3.15. Let M be an input-oblivious deterministic multi-tape Turing ma-
chine running in time t(n) and space s(n) on inputs of length n. Then there exists
a family of circuits of depth O(
√
t(n)s(n)) simulating M .
Proof. By Theorem 8.3.14, there exists a planar Boolean circuit C with sizeO(t(n)s(n))
equivalent to M on inputs of length n. By our generalization of Spira’s theorem
(Theorem 4.1.1) and Lipton and Tarjan’s separator theorem for planar graphs [84],
we can simulate C by a Boolean circuit of depth O(
√
t(n)s(n)).
Recall that in Theorem 1.2.1, Borodin [11] showed that languages decided
in simultaneous time t(n) and space s(n) can be decided by circuit families with
depth O(s(n) log t(n)). Note that in the case of input-oblivious Turing machines,
Theorem 8.3.15 gives a better simulation of simultaneous time and space by depth
when s(n) > t(n)/ log2 t(n), since in this case we have
√
s(n)t(n) ≤ s(n) log t(n).
Theorem 8.3.16. Let N be an input-oblivious non-deterministic multi-tape Turing
machine running in time t(n) and space s(n) on inputs of length n. Then there
exists a family of circuits of depth O(
√
t(n)s(n)) such that for each circuit C, C on
x is satisfiable iff N accepts x.
Proof. By Corollary 8.3.13, there exists a family of circuits such that each circuit
C has size O(t(n) log s(n)), depth t(n), breadth O(s(n)), and C is satisfiable iff N
accepts input x. To prove the claim, simply apply the same arguments in the proofs
for Theorem 8.3.14 and Theorem 8.3.15 to this circuit family.
8.3.4 Quadratic Lower Bounds for the Simultaneous Time and Space
Product of Input-Oblivious Turing Machines
We first review some known results about lower bounds on time and space product.
Let n be the input length. On deterministic multi-tape Turing machines, Cobham
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[22] gave Ω(n2) lower bounds on time and space product for palindromes and re-
lated languages. One can also use communication complexity arguments to show
quadratic lower bounds on time and space product of deterministic multi-tape Tur-
ing machines. See Kushilevitz and Nisan [76]. As far as we know, these are the
only techniques that directly give Ω(n2) on the time and space product of Turing
machines.
Branching programs were first defined by Masek [93]. Also see Razborov
[114] for a comprehensive survey. The time of a branching program is the maximum
length over all paths in the branching program, and the space is the base-2 logarithm
of the number of nodes. It can be easily shown that if a language L is decided by a
deterministic multi-tape Turing machine in time t(n) and space s(n) ≥ log n, then
there exists a family of branching programs for L that runs in time O(t(n)) and in
space O(s(n)). The same bounds are also true if L is decided by a RAM running in
unit-cost time t(n) and log-cost space s(n). Thus for time and space product, lower
bounds on branching programs can be translated into lower bounds on deterministic
multi-tape Turing machines and RAMs. This motivates the study of time and space
product on branching programs. See the survey by Borodin [12] and Chapter 10 by
Savage [121] for results in this direction. Here we mention two relevant results. For
matrix multiplication of two m ×m matrices over the integers or over finite prime
fields, Yesha [152] gave a Ω(n1.5) bound on the time and space product on branching
programs, where n = Ω(m2) is the input length. Note that in the case of finite prime
fields, this is tight on (unit-cost time and log-cost space) RAMs since the time and
space product takes O(n1.5) using the definition of matrix multiplication. Mansour,
Nisan, and Tiwari [90] also proved that any implementation of a universal hashing
function from n-bit strings to m-bit strings (e.g. x + y · z where x, y, z are from a
field F of size n) requires Ω(mn) time and space product on branching programs.
Lower bounds on time and space product in other models were also studied.
A series of results [67, 39, 82, 41, 133, 40, 31, 148, 147, 149, 18] studied the lower
bounds on time and space product for SAT. The current best result is by Williams
[147, 149], showing that if SAT is decided by the machine running in time nc and
space n, then c +  ≥ 2 cos(pi/7) ≈ 1.8019.... The machines considered can be
deterministic and non-deterministic Turing machines, as well as unit-cost and log-
cost RAMs. Santhanam [120] gave a lower bound Ω(n2/poly log(n)) on the time
and space product of SAT on non-deterministic Turing machines.
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In this section, we show Ω(n2) lower bounds for the product of deterministic
simultaneous time and space of input-oblivious Turing machines for certain multiple-
output and single-output Boolean functions including matrix multiplications. In the
case of matrix multiplications, our lower bound is tight.
We obtain these results by a new approach. Our argument uses oblivious
Turing machines as a tool. As noted above, time and space product lower bounds
on branching programs imply time and space product lower bounds on Turing ma-
chines, as well as RAMs (unit-cost time and log-cost space). In the case of matrix
multiplication over finite fields, the Ω(n1.5) bound is tight on input-oblivious RAMs.
Thus, in the case of matrix multiplication our approach gives a stronger bound than
what is achievable by branching programs. Also note that a super-quadratic lower
bound on time and space product for computing some explicit function would imply
a super-linear lower bound on time of Turing machines computing it.
Definition 8.3.17. Let x = (x1, . . . , xn) and y = (y1, . . . , yn) be two Boolean
vectors. The Boolean convolution of x and y is defined to be z = (z2, . . . , z2n),
where
zk =
∨
i+j=k
xiyj .
In [83], Lipton and Tarjan showed the following three lower bounds on planar
circuit size.
Theorem 8.3.18. [83]
1. Any planar Boolean circuit computing the Boolean convolution of two vectors
in {0, 1}n has at least Ω(n2) gates.
2. Any planar Boolean circuit computing the product of two n-bit binary integers
has at least Ω(n2) gates.
3. Any planar Boolean circuit computing the matrix product of two m×m Boolean
matrix has at least Ω(n2) gates, where n = O(m2) is the size of the input.
Theorem 8.3.18 implies Ω(n2) lower bounds on time and space product of
input-oblivious Turing machines for all three functions. These bounds on Boolean
convolution and integer multiplication already follow from the results by Savage and
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Swamy [122] on straight-line programs. Here we state our lower bound result for
Boolean matrix multiplication. As far as we know, this bound on matrix multipli-
cation does not follow from earlier results.
Theorem 8.3.19. For any input-oblivious deterministic multi-tape Turing machine,
computing the matrix multiplication of two Boolean m × m matrices in time t(n)
and space s(n) must satisfy t(n)s(n) = Ω(n2), where n = θ(m2) is the input length.
Proof. By Theorem 8.3.14, there exists a planar circuit of size O(t(n)s(n)) comput-
ing matrix multiplication. By Theorem 8.3.18, we have t(n)s(n) = Ω(n2).
It is not hard to see that our bound for matrix multiplication is tight.
Next we consider lower bounds for single-output Boolean functions. In [135],
Tura´n showed the following lower bound.
Theorem 8.3.20. [135] There exists a single-output Boolean function f such that
any planar circuit computing f with n inputs has at least Ω(n2) gates.
Tura´n gave an explicit construction for the function. Here is our lower bound
result for single output functions.
Theorem 8.3.21. Let f be the Boolean function defined in Theorem 8.3.20. Let
t(n) and s(n) be the time and space complexity of any input-oblivious multi-tape
Turing machine computing f with input length n. Then we have t(n)s(n) = Ω(n2).
Proof. Same as the proof for Theorem 8.3.19.
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